Ganesh Gore
|
11aee0a5f6
|
[SRC] Adding custom cell lib
|
2021-04-03 16:30:31 -06:00 |
Ganesh Gore
|
7c0ba0ad94
|
Merge remote-tracking branch 'origin/master' into ganesh_dev
|
2021-04-03 16:27:10 -06:00 |
tangxifan
|
7c974f48ef
|
Merge pull request #107 from lnis-uofu/xt_dev
Update timing annotation
|
2021-04-03 15:36:21 -06:00 |
tangxifan
|
004b5b7625
|
Merge branch 'master' of https://github.com/LNIS-Projects/skywater-openfpga into xt_dev
|
2021-04-03 14:38:51 -06:00 |
tangxifan
|
77f340cb2f
|
[Script] Update report timing script
|
2021-04-03 14:38:01 -06:00 |
tangxifan
|
acf1d10a00
|
[Doc] Update timing in documentation
|
2021-04-03 14:34:02 -06:00 |
tangxifan
|
7d1d6517fb
|
[Arch] Update timing annotation for LUTs
|
2021-04-03 14:33:39 -06:00 |
tangxifan
|
2712e684a8
|
[Script] Update report timing script for CLBs
|
2021-04-03 14:33:24 -06:00 |
tangxifan
|
2c0e779758
|
Merge pull request #106 from lnis-uofu/xt_dev
Add bitstream generation flow-run
|
2021-04-03 11:27:23 -06:00 |
tangxifan
|
343afa991d
|
Merge branch 'master' into xt_dev
|
2021-04-03 10:42:21 -06:00 |
tangxifan
|
220506cd3f
|
[Test] Add task configuration file for bitstream generation flow
|
2021-04-03 10:38:23 -06:00 |
tangxifan
|
e9fa1bf243
|
[Script] Add openfpga shell script for bitstream generation
|
2021-04-03 10:19:02 -06:00 |
tangxifan
|
bc3d5c68d4
|
Merge pull request #105 from lnis-uofu/xt_dev
Documentation Updates
|
2021-04-02 22:48:13 -06:00 |
tangxifan
|
c4487d6e10
|
[Doc] Add timing for QLSOFA and SOFA CHD
|
2021-04-02 20:48:58 -06:00 |
tangxifan
|
b4b32d5396
|
[Doc] Update front-page README
|
2021-04-02 19:04:32 -06:00 |
tangxifan
|
ea1113917f
|
[Doc] Add routing architecture details to qlsofa
|
2021-04-02 18:56:14 -06:00 |
tangxifan
|
0838b48dec
|
[Doc] Add timing and detailed routing arch to documentation
|
2021-04-02 18:46:43 -06:00 |
tangxifan
|
1290bbdc90
|
[Doc] Typo fix
|
2021-04-02 11:51:54 -06:00 |
tangxifan
|
aa845d506e
|
[Doc] Add introduction to the frontpage readme
|
2021-04-02 11:50:53 -06:00 |
tangxifan
|
d85e0e8e62
|
[Doc] Fix image position in README
|
2021-04-02 11:40:12 -06:00 |
tangxifan
|
039c9b9326
|
[Doc] keep fixing the image in README
|
2021-04-02 11:33:34 -06:00 |
tangxifan
|
b235312760
|
[Doc] Adjust figure position in README
|
2021-04-02 11:29:56 -06:00 |
tangxifan
|
f2d143aab2
|
[Doc] Update front page readme
|
2021-04-02 11:27:48 -06:00 |
tangxifan
|
375f3bffb6
|
[Doc] Add device gallery to HD FPGAs
|
2021-04-02 11:19:40 -06:00 |
tangxifan
|
4971cd645d
|
Merge branch 'master' into xt_dev
|
2021-04-02 10:05:01 -06:00 |
tangxifan
|
6939ac9676
|
[Doc] Update required packages for documentation compilation; So that svg image can display in PDF
|
2021-04-02 09:57:27 -06:00 |
tangxifan
|
1f506fb8d8
|
Merge pull request #103 from lnis-uofu/xt_dev
Add report timing scripts
|
2021-04-02 09:33:06 -06:00 |
tangxifan
|
8d6f66dfae
|
Merge branch 'master' into xt_dev
|
2021-04-01 22:17:22 -06:00 |
tangxifan
|
8196514c26
|
[Arch] Bug fix
|
2021-04-01 22:16:44 -06:00 |
tangxifan
|
b22584e7a1
|
[MISC] Bug fixes for wrong paths in task configuration files; typo in arch files
|
2021-04-01 21:16:08 -06:00 |
tangxifan
|
4aea849cf9
|
[Script] Add design varaibles to task configuration files
|
2021-04-01 21:06:22 -06:00 |
tangxifan
|
7059c6a014
|
[Arch] Add timing variables for CHD arch but will update later
|
2021-04-01 21:05:53 -06:00 |
tangxifan
|
36b871bcbb
|
[Arch] Name change for FF CLK2Q vairable
|
2021-04-01 21:00:53 -06:00 |
tangxifan
|
cf6bdf0768
|
[Arch] Update QLSOFA arch with timing variables
|
2021-04-01 21:00:09 -06:00 |
tangxifan
|
c9b4699508
|
[Arch] Add QLSOFA timing at TT corner
|
2021-04-01 20:59:47 -06:00 |
tangxifan
|
881d07a123
|
[Arch] Bug fix
|
2021-04-01 20:43:24 -06:00 |
tangxifan
|
2afd42bb45
|
[Arch] Explicit comment SOFA HD arch
|
2021-04-01 20:31:13 -06:00 |
tangxifan
|
7e4595068a
|
[Script] Add design variables to task configuration files
|
2021-04-01 20:29:30 -06:00 |
tangxifan
|
54df2a4f97
|
[Arch] Update SOFA HD arch to use timing variables
|
2021-04-01 20:29:13 -06:00 |
tangxifan
|
f28ff97b8b
|
[Arch] Move timing values to design variable yml so that we can reuse arch XML to model timing in different corners
|
2021-04-01 20:28:38 -06:00 |
tangxifan
|
514dbf045d
|
[Script] Update report timinig script for CLB
|
2021-04-01 18:10:06 -06:00 |
tangxifan
|
12af3b5fa3
|
[Script] Update report timing script for I/O
|
2021-04-01 18:09:31 -06:00 |
tangxifan
|
fdb37e0559
|
[Script] formatting
|
2021-04-01 18:09:17 -06:00 |
tangxifan
|
db203b3690
|
[Script] Update report timing script for switch blocks in the purpose of one-shot report generation
|
2021-04-01 18:04:56 -06:00 |
tangxifan
|
7b49fa0684
|
[Script] Update report timing script for connection blocks so that timing reports are generated in 1 shot
|
2021-04-01 17:53:53 -06:00 |
tangxifan
|
062120ffd9
|
[Arch] Update timing for SOFA architecture
|
2021-04-01 16:39:19 -06:00 |
tangxifan
|
1b59daebc6
|
[Script] Add comments
|
2021-04-01 15:59:33 -06:00 |
tangxifan
|
0ba5ec9b93
|
[Script] Add report timing script for I/O
|
2021-04-01 15:58:54 -06:00 |
tangxifan
|
3ed41a4704
|
[Script] Add report timing script for CLB
|
2021-04-01 15:43:51 -06:00 |
tangxifan
|
a640f589ea
|
[Script] Add report timing script for switch blocks
|
2021-04-01 14:45:00 -06:00 |