Commit Graph

2477 Commits

Author SHA1 Message Date
Laboratory for Nano Integrated Systems (LNIS) 2602f380a9
Merge pull request #57 from LNIS-Projects/dev
Bug fix in the line parser when dealing with empty inputs for Centos 8 which is strict on this
2020-06-25 11:59:27 -06:00
tangxifan b36da17a08 bug fix for directory creation when the input is an empty string 2020-06-25 10:34:34 -06:00
tangxifan e2d3ac78ec skip empty lines in OpenFPGA shell 2020-06-25 10:18:05 -06:00
Laboratory for Nano Integrated Systems (LNIS) 2c3eb71d00
Merge pull request #56 from LNIS-Projects/dev
Dev
2020-06-24 11:46:35 -06:00
tangxifan db5397fa75 update tutorial about architecture to synchronize with latest file organization 2020-06-24 10:51:26 -06:00
tangxifan 161d1474c1 keep tutorial updated to the latest regression test organization 2020-06-24 10:36:08 -06:00
tangxifan aded675633 rename files in fpga bitstream library to be consistent with conventions 2020-06-21 13:06:39 -06:00
tangxifan 2f33c35a4f add example XML file for bitstream 2020-06-20 19:05:44 -06:00
tangxifan 3bcdd0e1d4 clean up writer format for bitstream 2020-06-20 19:01:33 -06:00
tangxifan 8b8d92d186 update documentation for new bitstream file format 2020-06-20 18:59:45 -06:00
tangxifan d526f08782 deploy bitstream reader in openfpga shell 2020-06-20 18:48:19 -06:00
tangxifan 1e763515b3 bug fix in bitstream parser and writer 2020-06-20 18:39:21 -06:00
tangxifan 675a59ecb8 Move fpga_bitstream to the libopenfpga library and add XML reader 2020-06-20 18:25:17 -06:00
tangxifan 91b072d7c5 documentation update on the bitstream file format to synchronize with the latest codes 2020-06-17 11:56:40 -06:00
tangxifan 5d79a3f69f critical bug fixed when annotating the routing results.
Add previous node check. This is due to that some loops between SB/CBs may exist
when routing congestion is high, which leads to same nets appear in the inputs
of a routing multiplexer. Actually one of them is driven by the other as a downstream node
Using previous node check can identify which one to pick
2020-06-17 11:17:57 -06:00
tangxifan 4f7e8020a8 minor fix on the format of arch bitstream writer 2020-06-17 00:08:28 -06:00
tangxifan b91c30191a add input and output net echo in arch bitstream database 2020-06-17 00:04:55 -06:00
tangxifan 19c0b57df6 ignore invalid nets when decoding bitstream 2020-06-16 22:26:36 -06:00
tangxifan 9d0e002532 echo path in architecture bitstream database 2020-06-16 21:29:45 -06:00
tangxifan 3d56cd3060 fine tuning on the script for MCNC benchmarks 2020-06-15 20:09:46 -06:00
tangxifan e1a1627899 deploy load external key test case to CI 2020-06-12 21:41:21 -06:00
tangxifan 0d81f60fd8 add new options to openfpga task configuration files 2020-06-12 19:48:39 -06:00
ganeshgore 559564c333 Merge remote-tracking branch 'lnis_origin/dev' into ganesh_dev 2020-06-12 17:31:14 -06:00
tangxifan ba38120093 add documentation for fabric key and reorganize command references 2020-06-12 16:15:16 -06:00
ganeshgore 41585436c8 Added external_fabric_key_file key 2020-06-12 15:37:12 -06:00
tangxifan 2d35848cfa add external key test cases 2020-06-12 13:11:21 -06:00
tangxifan a5055e9d26 add support about loading external fabric key 2020-06-12 13:03:11 -06:00
tangxifan 76b82e348f deploy fabric key test cases to CI 2020-06-12 11:38:05 -06:00
tangxifan 65b387a589 develop test cases for fabric keys 2020-06-12 11:32:52 -06:00
tangxifan 9dbf536306 add shuffled configurable children support for top module 2020-06-12 11:16:53 -06:00
tangxifan cf9c3b0f44 add write fabric to test cases 2020-06-12 10:50:23 -06:00
tangxifan 3499b4d3e7 add fabric key writer for top-level module 2020-06-12 10:41:34 -06:00
tangxifan f081cef495 add fabric key library 2020-06-12 00:07:04 -06:00
tangxifan 278acee216 bug fix for 'build_fabric' command 2020-06-11 23:59:24 -06:00
tangxifan 9167b288b6 add options for fabric key 2020-06-11 21:50:46 -06:00
tangxifan 8a4ec85c39 add configurable children-related methods to module manager 2020-06-11 21:44:25 -06:00
Laboratory for Nano Integrated Systems (LNIS) 618c7d44c5
Merge pull request #53 from LNIS-Projects/dev
Porting Dev branch to master
2020-06-11 20:06:58 -06:00
tangxifan aaa52b6e89 start using multiple jobs in travis CI 2020-06-11 19:31:38 -06:00
tangxifan 60dd37e086 remove simulation settings from openfpga arch XML
update travis to split CI tests

fix errors in travis configuration

fixing travis errors in scripts

keep fixing travis

fix travis on build.sh

bug fixing in travis CI

bug fix in travis regression test run

fixing bugs in the travis scripts

bug fix in travis script: remove common.sh in regression test call

keep bug fixing in travis
2020-06-11 19:31:17 -06:00
tangxifan 58807bfcb3 remove simulation settings from openfpga arch data structure 2020-06-11 19:31:16 -06:00
tangxifan 068d9943e7 update all the templates and regression test cases with simulation settings 2020-06-11 19:31:16 -06:00
tangxifan 1842bf51e1 deploy read_openfpga_simulation_setting in CI on a single test case 2020-06-11 19:31:16 -06:00
tangxifan 1a006f2ddb update documentation for separated XML files 2020-06-11 19:31:16 -06:00
tangxifan f26550141f add missing files 2020-06-11 19:31:16 -06:00
tangxifan dfdfea2081 fix the bug in CMake Script due to splitted simulation setting files 2020-06-11 19:31:15 -06:00
tangxifan cb09896f23 add example simulation setting for openfpga flow 2020-06-11 19:31:15 -06:00
tangxifan 96b58dfdbb use new simulation setting command in openfpga shell 2020-06-11 19:31:15 -06:00
tangxifan 4a2f6dfae2 add read/write simulation setting commands to openfpga shell 2020-06-11 19:31:15 -06:00
tangxifan 15f087598c split simulation settings to a separated XML file 2020-06-11 19:31:15 -06:00
tangxifan b8bc74cc26 trying to fix the dependency problem of VPR GUI in openfpga shell 2020-06-11 19:31:15 -06:00