tangxifan
|
c92cf71891
|
[Regression Test] Add a new template script for fixed device support
|
2020-09-23 16:46:41 -06:00 |
|
tangxifan
|
e4291eb27e
|
[Regression Tests] Now use fixed device layout in test cases for best coverage
|
2020-09-21 18:44:13 -06:00 |
|
tangxifan
|
936a164eee
|
[OpenFPGA flow] Add a new template script to use a fixed device layout
|
2020-09-21 17:48:28 -06:00 |
|
tangxifan
|
f0bc6f83f1
|
disable buffer absorbing in the template script for bitstream generation. This is applicable to a wide range of benchmarks
|
2020-08-19 15:34:59 -06:00 |
|
tangxifan
|
f33422d4d7
|
add regression test to track runtime on big fpga devices using practical benchmarks
|
2020-07-28 12:38:42 -06:00 |
|
tangxifan
|
4174fbf77d
|
add load architecture bitstream test case and reorganize regression tests in category of openfpga tools
|
2020-07-27 15:54:46 -06:00 |
|
tangxifan
|
dc7012d590
|
update regression tests for split fabric_bitstream commands
|
2020-07-27 14:24:48 -06:00 |
|
tangxifan
|
177de90822
|
bug fix in example scripts
|
2020-07-26 22:10:04 -06:00 |
|
tangxifan
|
f687774452
|
bug fix in template scripts
|
2020-07-26 21:46:03 -06:00 |
|
tangxifan
|
41a76126b9
|
add fabric bitstream writer to CI
|
2020-07-26 21:44:42 -06:00 |
|
tangxifan
|
c87f6b75b9
|
add test case for FPGA-SPICE
|
2020-07-24 19:12:35 -06:00 |
|
tangxifan
|
adea6fcec4
|
add bitstream generation only test case to CI
|
2020-07-02 16:31:22 -06:00 |
|
tangxifan
|
d526f08782
|
deploy bitstream reader in openfpga shell
|
2020-06-20 18:48:19 -06:00 |
|
tangxifan
|
3d56cd3060
|
fine tuning on the script for MCNC benchmarks
|
2020-06-15 20:09:46 -06:00 |
|
tangxifan
|
2d35848cfa
|
add external key test cases
|
2020-06-12 13:11:21 -06:00 |
|
tangxifan
|
65b387a589
|
develop test cases for fabric keys
|
2020-06-12 11:32:52 -06:00 |
|
tangxifan
|
cf9c3b0f44
|
add write fabric to test cases
|
2020-06-12 10:50:23 -06:00 |
|
tangxifan
|
068d9943e7
|
update all the templates and regression test cases with simulation settings
|
2020-06-11 19:31:16 -06:00 |
|
tangxifan
|
1842bf51e1
|
deploy read_openfpga_simulation_setting in CI on a single test case
|
2020-06-11 19:31:16 -06:00 |
|
tangxifan
|
96b58dfdbb
|
use new simulation setting command in openfpga shell
|
2020-06-11 19:31:15 -06:00 |
|
tangxifan
|
288294c23a
|
add fast configuration test case for memory bank configuration protocol
|
2020-06-11 19:31:14 -06:00 |
|
tangxifan
|
8b3e79766c
|
add fast configuration option to fpga_verilog to speed up full testbench simulation
|
2020-06-11 19:31:12 -06:00 |
|
tangxifan
|
1e73fd6def
|
create configuration frame example script
|
2020-06-11 19:31:10 -06:00 |
|
tangxifan
|
bba476fef4
|
add explicit port mapping support to Verilog testbench generator
|
2020-06-11 19:31:07 -06:00 |
|
tangxifan
|
910be3cadb
|
massively deploy disable_timing for configure ports in CI
|
2020-06-11 19:31:06 -06:00 |
|
tangxifan
|
13f591cacf
|
add new command to disable timing for configure ports of programmable modules
|
2020-06-11 19:31:06 -06:00 |
|
tangxifan
|
fc2b09514e
|
add configuration chain write to regression tests
|
2020-06-11 19:31:06 -06:00 |
|
tangxifan
|
1943929353
|
add write_fabric_hierarchy to regression tests
|
2020-06-11 19:31:04 -06:00 |
|
tangxifan
|
98fbcb5410
|
add time unit test for SDC generation to CI
|
2020-06-11 19:31:04 -06:00 |
|
tangxifan
|
42cede37fa
|
add testcases on generate fabric/testbench only
|
2020-06-11 19:31:01 -06:00 |
ganeshgore
|
49edeb119c
|
BugFix : Relative path for refrence benchmark fixed
|
2020-06-11 19:28:13 -06:00 |
|
tangxifan
|
417d534121
|
fine tune mcnc example script to run Modelsim simulations easily
|
2020-04-23 16:15:45 -06:00 |
|
tangxifan
|
df85175765
|
fine tuning on mcnc example script so that we can run run_modelsim.py --runsim
|
2020-04-22 21:44:52 -06:00 |
|
tangxifan
|
f9fcc6b471
|
tweak mcnc scripts by stop VRP to remove buffers. Now passed mcnc big20 in Verilog/Bitstream generation
|
2020-04-22 18:24:09 -06:00 |
|
tangxifan
|
7ba3e27371
|
add duplicated_grid_pin test case to Travis CI
|
2020-04-12 20:10:51 -06:00 |
|
tangxifan
|
e78643f108
|
add flatten routing test case to Travis CI
|
2020-04-12 20:06:40 -06:00 |
|
tangxifan
|
59ea0a6ad5
|
add implicit verilog test case to Travis CI
|
2020-04-12 20:00:20 -06:00 |
|
ganeshgore
|
f6b3c5854a
|
Bugfix :
+ OpenFPGA template variables update
+ Default path for the verilog netlist
|
2020-04-11 16:45:22 -06:00 |
|
ganeshgore
|
7f98ecc8a6
|
OpenFPGA shell run test script template
|
2020-04-06 00:32:43 -06:00 |