riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

bug fix in template scripts

This commit is contained in:
tangxifan 2020-07-26 21:46:03 -06:00
parent 41a76126b9
commit f687774452
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
openfpga_flow/OpenFPGAShellScripts/generate_testbench_example_script.openfpga
View File

@ -40,7 +40,7 @@ repack #--verbose
build_architecture_bitstream --verbose --write_file fabric_independent_bitstream.xml
# Build fabric-dependent bitstream
build_fabric_bitstream --verbose --write_file fabric_bitstream --format xml
build_fabric_bitstream --verbose --file fabric_bitstream --format xml
# Write the Verilog testbench for FPGA fabric
# - We suggest the use of same output directory as fabric Verilog netlists