Commit Graph

1544 Commits

Author SHA1 Message Date
Lin 3c28f84727 build bug 2024-08-26 19:21:26 -07:00
Lin 9e283f383d remove redundant include 2024-08-26 03:09:19 -07:00
Lin 67c7c2da66 mod comments 2024-08-26 03:07:06 -07:00
Lin 9c061e0ab5 Merge branch 'preloading' of github.com:lnis-uofu/OpenFPGA 2024-08-25 22:48:56 -07:00
Lin 968824c2dd build unique blocks final version 2024-08-25 19:56:23 -07:00
Lin 913fdc043e debuged 2024-08-23 03:52:16 -07:00
Lin 699131ad58 full flow with bugs 2024-08-19 01:18:06 -07:00
Lin a785a57520 small bug mod 2024-08-18 22:41:40 -07:00
tangxifan 4b54e6fad1 [core] fixed a corner case where spine usage should be updated after each switch point connection 2024-08-15 20:12:31 -07:00
tangxifan 642cb6eb9a [core] coord adjustment should occur based on des coord 2024-08-15 14:28:29 -07:00
tangxifan c7da894eaf [core] fixed a bug where some spine was wrongly disabled 2024-08-15 14:10:34 -07:00
tangxifan 5877a3f7be [core] code format 2024-08-15 12:44:03 -07:00
tangxifan 00fd21704c [core] fixed a bug where the switch point coordinate of src spine required adjustment 2024-08-15 12:41:09 -07:00
tangxifan 1bcb0d0868 [core] code format 2024-08-14 18:09:44 -07:00
tangxifan 4554c5781a [core] fixed a bug where some clock spine was wrongly marked unused 2024-08-14 18:08:01 -07:00
tangxifan fc06aacc4e [core] code format 2024-08-14 10:49:36 -07:00
tangxifan 665777df51 [core] fixed some bug 2024-08-14 10:49:12 -07:00
tangxifan 76e03e3e14 [core] code format 2024-08-13 23:25:04 -07:00
tangxifan 735adab9df [core] syntax due to clang 2024-08-13 23:24:28 -07:00
tangxifan eb7639f44b [core] code format 2024-08-13 22:37:34 -07:00
tangxifan 812686d169 [core] support global net fixup in pb pin fixup 2024-08-13 22:36:37 -07:00
tangxifan ba5994a14c [core] more debugging messages 2024-08-13 21:03:49 -07:00
tangxifan c2d9696489 [core] fixed a bug where some spines are not disabled 2024-08-13 15:19:47 -07:00
tangxifan ad13058a0b [core] fixed a bug where unused last-level of clock spines are not disabled 2024-08-13 15:04:13 -07:00
tangxifan 4def678b11 [core] code format 2024-08-09 18:20:18 -07:00
tangxifan 1af1306444 [core] fixed a bug where pin index for subtile is wrongly calculated for clock network taps 2024-08-09 18:02:49 -07:00
tangxifan f1ab44a212 [core] fixed a bug 2024-08-09 17:10:58 -07:00
tangxifan e4d7192e50 [core] fixed a bug where subtile was used for clock network tap name 2024-08-09 16:16:05 -07:00
Lin 755959a890 add cb cx write function 2024-08-08 02:54:02 -07:00
Lin e45619b22d write sb 2024-08-08 01:00:35 -07:00
Lin 9c67950a75 preload functions 2024-08-07 03:20:45 -07:00
tangxifan 1d5acea7e0 [core] typo 2024-08-06 20:17:15 -07:00
tangxifan 1225679aac [core] code format 2024-08-06 17:35:44 -07:00
tangxifan 0dba4082d1 [core] syntax 2024-08-06 17:20:34 -07:00
tangxifan ac2337d24b [core] rework the option 'constant_undriven_inputs' 2024-08-06 16:50:49 -07:00
Lin 72a90a4d8f add preload function 2024-08-05 19:42:21 -07:00
Lin c726744154 add sb unique modules 2024-08-05 02:23:47 -07:00
Lin 5ac19ea628 read unique blocks io 2024-08-04 20:51:27 -07:00
tangxifan 2e6b311d04 [core] add more details to debug messages 2024-08-02 18:33:43 -07:00
tangxifan eeaa3373c6 [core] code format 2024-08-02 17:48:47 -07:00
tangxifan 82cf7bbb8c [core] Add verbose mode on find_node() for clock rr graph 2024-08-02 17:47:41 -07:00
tangxifan 1ec5847d5a [core] typo 2024-08-02 14:27:43 -07:00
tangxifan f44c45bdd3 [core] code format 2024-08-02 14:23:35 -07:00
tangxifan f7e30b9974 [core] fixed a bug where pb pin fixup does not support perimeter cb 2024-08-02 14:21:22 -07:00
Lin 7f426d5939 add commands 2024-08-02 03:10:10 -07:00
Lin 48a386c9b6 add read and write uniqueblocks commands 2024-08-02 01:43:01 -07:00
chungshien b3c8c529d5
Merge branch 'lnis-uofu:master' into openfpga-overwrite-bits 2024-07-31 12:25:37 -07:00
tangxifan d6db51f29e [core] code format 2024-07-30 19:09:31 -07:00
tangxifan ef6b6f8e40 [core] remove warnings 2024-07-30 18:50:49 -07:00
tangxifan ae95357991 [core] code format 2024-07-30 15:40:41 -07:00