Ganesh Gore
|
0439476abe
|
Removed OSX allowed failure from travis
|
2019-09-01 00:08:14 -06:00 |
|
Ganesh Gore
|
ac8cc230ed
|
Added Exit on fail option to travis task run
|
2019-08-31 22:58:07 -06:00 |
|
Ganesh Gore
|
be6b11304e
|
Added travis fold for Python Task [ci skip]
|
2019-08-31 22:36:18 -06:00 |
|
Ganesh Gore
|
ad4c688206
|
Added print for JobID to architecture mapping
|
2019-08-31 22:04:57 -06:00 |
|
Ganesh Gore
|
f4e99c150a
|
resolve missing variable bug
|
2019-08-31 21:55:32 -06:00 |
|
Ganesh Gore
|
3d4f7f66fd
|
Updated to run with python3
|
2019-08-31 21:42:31 -06:00 |
|
Ganesh Gore
|
d13c6a32ff
|
Test travis cache
|
2019-08-31 20:45:54 -06:00 |
|
Ganesh Gore
|
31c4d40e66
|
Updated cache directory variable
|
2019-08-31 20:00:44 -06:00 |
|
Ganesh Gore
|
32d47d6b8b
|
Update document + Travis cache check
|
2019-08-31 16:13:47 -06:00 |
|
Ganesh Gore
|
3ce63e6163
|
Added abc and yosys cache in travis
|
2019-08-31 15:26:14 -06:00 |
|
Ganesh Gore
|
06c0dbb328
|
Added docuementation for fpga_flow
|
2019-08-31 15:19:34 -06:00 |
|
Ganesh Gore
|
02137805c7
|
Added python version check in flow and task scripts
|
2019-08-29 22:14:30 -06:00 |
|
Ganesh Gore
|
a25124b58c
|
Added additional PATH variables
|
2019-08-29 21:37:07 -06:00 |
|
Ganesh Gore
|
f54a8522fa
|
Log prints task stats
|
2019-08-27 22:04:32 -06:00 |
|
Ganesh Gore
|
715adc13ff
|
Failed result do not throw error
|
2019-08-27 21:25:38 -06:00 |
|
Ganesh Gore
|
7a3ff94116
|
Added blif task in travis script
|
2019-08-25 01:28:21 -06:00 |
|
Ganesh Gore
|
937ebd1b85
|
Merge remote-tracking branch 'lnis_origin/dev' into ganesh_dev
|
2019-08-25 00:53:18 -06:00 |
|
Ganesh Gore
|
c4180fad6d
|
Added .gitignore to build docs locally
|
2019-08-25 00:49:04 -06:00 |
|
Ganesh Gore
|
632c9d6976
|
Added python execution path in config file
|
2019-08-25 00:42:48 -06:00 |
|
Ganesh Gore
|
f558437ae1
|
Added task for vpr_blif flow
|
2019-08-25 00:23:39 -06:00 |
tangxifan
|
27b619554d
|
add stats for verilog modules
|
2019-08-23 20:23:42 -06:00 |
|
tangxifan
|
ad06e9c98c
|
plug in module manager
|
2019-08-23 20:23:41 -06:00 |
|
tangxifan
|
39853408dd
|
add recursive global port searching for circuit library
|
2019-08-23 20:23:41 -06:00 |
|
Ganesh Gore
|
2e3f906d40
|
Solved bug in travis script file
|
2019-08-23 16:03:21 -06:00 |
|
tangxifan
|
3fb3082447
|
add more tests
|
2019-08-23 14:10:01 -06:00 |
|
tangxifan
|
ede29aa656
|
Merge branch 'refactoring' into dev
|
2019-08-23 13:42:10 -06:00 |
|
Ganesh Gore
|
52d6a9e979
|
Merge remote-tracking branch 'origin/ganesh_dev' into dev
|
2019-08-23 13:41:29 -06:00 |
|
tangxifan
|
931b042750
|
refactoring module manager
|
2019-08-23 12:52:01 -06:00 |
|
Ganesh Gore
|
82a186bf7c
|
Added python3.5 in travis script
|
2019-08-23 12:45:17 -06:00 |
|
Ganesh Gore
|
28dde899db
|
Updated Architecture Template
|
2019-08-23 12:44:45 -06:00 |
|
tangxifan
|
520630c5e2
|
add more testing tasks
|
2019-08-23 10:16:52 -06:00 |
|
tangxifan
|
732e24767f
|
developing module manager
|
2019-08-22 23:49:35 -06:00 |
|
Ganesh Gore
|
6e7de16ad4
|
Solved bug in commnad rearrangement
|
2019-08-22 23:41:25 -06:00 |
|
Ganesh Gore
|
89589ddc1c
|
Merge remote-tracking branch 'origin/ganesh_dev' into dev
|
2019-08-22 18:46:51 -06:00 |
|
Ganesh Gore
|
4189ada1eb
|
Fixed run test file
|
2019-08-22 17:31:46 -06:00 |
|
Ganesh Gore
|
5027f9c4b3
|
Added test mode script in travis
|
2019-08-22 17:03:56 -06:00 |
|
Ganesh Gore
|
8f80cb3c24
|
Added Sample script to run blif VPR
|
2019-08-22 17:02:12 -06:00 |
|
Ganesh Gore
|
77e2a7bca3
|
Added execution time logs in flow script
|
2019-08-22 17:01:38 -06:00 |
|
Ganesh Gore
|
30cbe38d3d
|
Added Test Modes - Added blif VPR Option
|
2019-08-22 17:00:59 -06:00 |
|
Ganesh Gore
|
d5ce1b557e
|
Made thread logs prettier
|
2019-08-22 16:56:58 -06:00 |
|
tangxifan
|
3f45e6cc87
|
remove dead codes for essential gates code generation
|
2019-08-22 10:01:52 -06:00 |
|
tangxifan
|
43de2d7636
|
some tuning on Verilog port formatting
|
2019-08-21 23:47:50 -06:00 |
|
tangxifan
|
1be5632e92
|
minor tuning on the delay assignment
|
2019-08-21 23:11:54 -06:00 |
|
tangxifan
|
7b0c55ce15
|
try to reduce precision in timing assignment of Verilog netlist (travis iverilog was not happy)
|
2019-08-21 22:45:48 -06:00 |
|
tangxifan
|
5a40c6713d
|
managed to plug in refactored essential gates, dead codes to be removed
|
2019-08-21 21:50:26 -06:00 |
|
tangxifan
|
d8eb9866a0
|
refactored gate verilog generation
|
2019-08-21 18:49:48 -06:00 |
|
tangxifan
|
b08ff465c9
|
refactored pass-gate verilog generation
|
2019-08-21 17:33:16 -06:00 |
|
tangxifan
|
1a15b9efd4
|
update travis settings
|
2019-08-21 15:27:07 -06:00 |
|
tangxifan
|
5e156dc725
|
minor fix for OSX and update travis using ccache to speed up compilation
|
2019-08-21 15:25:36 -06:00 |
|
tangxifan
|
42b528be57
|
doc updates
|
2019-08-21 15:11:25 -06:00 |