riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
8,176 Commits 72 Branches 8 Tags 104 MiB

Default Branch

master

5c8a59f447 · Merge pull request #1897 from lnis-uofu/patch_update · Updated 2024-11-13 23:36:24 -06:00
 ZIP  TAR.GZ

Branches

add_testcases

c78549971c · skip sdio · Updated 2021-03-24 01:10:40 -05:00
4759
3
 ZIP  TAR.GZ
hetergeneous_arch

44d97ead86 · Merge branch 'master' into hetergeneous_arch · Updated 2021-03-23 18:05:03 -05:00
4718
0
 Included
 ZIP  TAR.GZ
yosys_heterogeneous_block_support

b00b4f0f5f · [HDL] Patch the yosys techlib for the heterogeneous FPGA by using little endian · Updated 2021-03-23 16:44:53 -05:00
4728
0
 Included
 ZIP  TAR.GZ
netlist_name_patch

3ef292bdbb · Merge branch 'netlist_name_patch' of https://github.com/LNIS-Projects/OpenFPGA into netlist_name_patch · Updated 2021-03-17 21:28:40 -05:00
4780
0
 Included
 ZIP  TAR.GZ
yosys_bump

b138d36625 · update yosys module with async preset support · Updated 2021-03-10 12:14:42 -06:00
4819
0
 Included
 ZIP  TAR.GZ
shift_reg

906d2fa72d · Merge branch 'master' into shift_reg · Updated 2021-03-08 10:24:29 -06:00
4827
0
 Included
 ZIP  TAR.GZ
default_net_type

e34380a654 · Merge branch 'master' into default_net_type · Updated 2021-03-01 09:38:58 -06:00
4840
0
 Included
 ZIP  TAR.GZ
synth_verilog_test_deployment

9004e28d47 · Merge branch 'master' into synth_verilog_test_deployment · Updated 2021-02-17 20:45:35 -06:00
4924
0
 Included
 ZIP  TAR.GZ
tpagarani_dev

426b6449d8 · change the test to turn off power analysis · Updated 2021-02-15 04:45:38 -06:00
4954
0
 Included
 ZIP  TAR.GZ
gg_docs

c2b68606c9 · [Bugfix] Added shell globstar · Updated 2021-02-08 15:07:01 -06:00
4999
0
 Included
 ZIP  TAR.GZ
flow_dev

7b8fd55916 · [Bugfix] Task name in regression flow · Updated 2021-02-08 13:06:36 -06:00
5001
0
 Included
 ZIP  TAR.GZ
soft_adder_lut_support

8853370c60 · [Script, Benchmark, Test] Now use circuit format in openfpga shell script to specify eblif file · Updated 2021-02-04 21:20:10 -06:00
5030
0
 Included
 ZIP  TAR.GZ
compilation_fixes

a224f6c54b · added README compilation link fix · Updated 2021-02-04 13:24:19 -06:00
5063
0
 Included
 ZIP  TAR.GZ
clk_bufmap

9d750db90b · merge from master · Updated 2021-02-04 04:27:46 -06:00
5071
3
 ZIP  TAR.GZ
gg_cleanup

6cdc31f073 · [Flow] ACE is optional duign flow script · Updated 2021-02-03 20:07:48 -06:00
5064
0
 Included
 ZIP  TAR.GZ
lutram

3ef0047f3e · Add disclaimer in architecture file · Updated 2021-01-29 10:22:23 -06:00
5086
4
 ZIP  TAR.GZ
python3_upgrade

8f668df6d9 · Merge remote-tracking branch 'origin/master' into python3_upgrade · Updated 2021-01-26 22:30:04 -06:00
5097
0
 Included
 ZIP  TAR.GZ
github-action-optimizations

50e4aac650 · Fix dependency script reference in old build · Updated 2021-01-25 12:58:35 -06:00
5126
0
 Included
 ZIP  TAR.GZ
openfpga_shell_batch

3b7762ef85 · [Lib] Now try to call undefined command will cause a error code to return · Updated 2021-01-24 18:44:51 -06:00
5143
0
 Included
 ZIP  TAR.GZ
github-actions-test

96a99fcb6b · [Test] Change to short build name and see if ccache is working or not · Updated 2020-11-24 19:58:06 -06:00
5371
0
 Included
 ZIP  TAR.GZ