riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge branch 'master' into synth_verilog_test_deployment

This commit is contained in:
tangxifan 2021-02-17 19:45:35 -07:00
parent 47cb1cc2d4 1a23f76bd0
commit 9004e28d47
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.github/workflows/build.yml vendored
View File

@ -266,6 +266,7 @@ jobs:
bash .github/workflows/install_dependencies_run.sh
${PYTHON_EXEC} -m pip install -r requirements.txt
rsync -am --exclude='openfpga_flow/**' /opt/openfpga/. .
unset OPENFPGA_PATH
source openfpga.sh && source openfpga_flow/regression_test_scripts/${{matrix.config.name}}.sh
- name: Upload artifact
uses: actions/upload-artifact@v2