Clifford Wolf
|
6c84341f22
|
Fixed trailing whitespaces
|
2015-07-02 11:14:30 +02:00 |
Clifford Wolf
|
56d4822719
|
Renamed "aig" to "aigmap"
|
2015-06-10 07:24:26 +02:00 |
Clifford Wolf
|
85287295b2
|
Fixed cellaigs port extending
|
2015-06-10 07:16:30 +02:00 |
Clifford Wolf
|
4e6ca7760f
|
Replaced ezDefaultSAT with ezSatPtr
|
2015-02-21 12:15:41 +01:00 |
Clifford Wolf
|
d58c3eca3a
|
Some test related fixes
(incl. removal of three bad test cases)
|
2015-02-12 17:45:44 +01:00 |
Clifford Wolf
|
2a9ad48eb6
|
Added ENABLE_NDEBUG makefile options
|
2015-01-24 12:16:46 +01:00 |
Clifford Wolf
|
9e6fb0b02c
|
Replaced std::unordered_map as implementation for Yosys::dict
|
2014-12-26 21:35:22 +01:00 |
Clifford Wolf
|
b748622a7f
|
Added "test_cell -muxdiv"
|
2014-12-25 19:22:39 +01:00 |
Clifford Wolf
|
7dece74fae
|
Added "test_cell -w" feature
|
2014-12-25 17:04:13 +01:00 |
Clifford Wolf
|
41db98ba31
|
Fixed typo in test_cell
|
2014-10-18 16:52:06 +01:00 |
Clifford Wolf
|
4569a747f8
|
Renamed SIZE() to GetSize() because of name collision on Win32
|
2014-10-10 17:07:24 +02:00 |
Clifford Wolf
|
f9a307a50b
|
namespace Yosys
|
2014-09-27 16:17:53 +02:00 |
Clifford Wolf
|
a7758ef953
|
Added "test_abcloop" command
|
2014-09-19 15:51:34 +02:00 |
Clifford Wolf
|
af0c8873bb
|
Added $lcu cell type
|
2014-09-08 13:31:04 +02:00 |
Clifford Wolf
|
d46bac3305
|
Added "$fa" cell type
|
2014-09-08 12:15:39 +02:00 |
Clifford Wolf
|
6747a7047e
|
Added "test_cell -const"
|
2014-09-08 11:12:39 +02:00 |
Clifford Wolf
|
15b3c54fea
|
Added "test_cell -nosat"
|
2014-09-07 17:05:41 +02:00 |
Clifford Wolf
|
9329a76818
|
Various bug fixes (related to $macc model testing)
|
2014-09-06 20:30:46 +02:00 |
Clifford Wolf
|
fa64942018
|
Added $macc SAT model
|
2014-09-06 19:44:11 +02:00 |
Clifford Wolf
|
b847ec8a0b
|
Added $macc cell type
|
2014-09-06 15:47:46 +02:00 |
Clifford Wolf
|
e1743b3bac
|
Added "test_cell -script"
|
2014-09-06 11:46:07 +02:00 |
Clifford Wolf
|
8927aa6148
|
Removed $bu0 cell type
|
2014-09-04 02:07:52 +02:00 |
Clifford Wolf
|
5733f4a39d
|
Fixed "test_cells -vlog"
|
2014-09-03 13:43:37 +02:00 |
Clifford Wolf
|
f1869667ca
|
Improvements in "test_cell -vlog"
|
2014-09-02 23:21:15 +02:00 |
Clifford Wolf
|
66bf2bb92e
|
Added test_cell -vlog
|
2014-09-02 22:49:43 +02:00 |
Clifford Wolf
|
acd7a99aef
|
Added SAT testing to test_cell eval stage
|
2014-09-02 17:28:13 +02:00 |
Clifford Wolf
|
630befdf6d
|
Added $alu support to test_cell
|
2014-09-01 16:36:04 +02:00 |
Clifford Wolf
|
c7f81e4e49
|
Added "test_cell -simlib -v"
|
2014-09-01 15:37:21 +02:00 |
Clifford Wolf
|
e3664066d5
|
Added eval testing to test_cell
|
2014-08-31 18:08:42 +02:00 |
Clifford Wolf
|
8649b57b6f
|
Added $lut support in test_cell, techmap, satgen
|
2014-08-31 17:43:31 +02:00 |
Clifford Wolf
|
5dce303a2a
|
Changed backend-api from FILE to std::ostream
|
2014-08-23 13:54:21 +02:00 |
Clifford Wolf
|
3b9157f9a6
|
Added "test_cell -s <seed>"
|
2014-08-16 19:44:31 +02:00 |
Clifford Wolf
|
13f2f36884
|
RIP $safe_pmux
|
2014-08-14 11:39:46 +02:00 |
Clifford Wolf
|
b9bd22b8c8
|
More cleanups related to RTLIL::IdString usage
|
2014-08-02 13:19:57 +02:00 |
Clifford Wolf
|
03ef9a75c6
|
Added "test_autotb -n <num_iter>" option
|
2014-08-01 03:55:51 +02:00 |
Clifford Wolf
|
cdae8abe16
|
Renamed port access function on RTLIL::Cell, added param access functions
|
2014-07-31 16:38:54 +02:00 |
Clifford Wolf
|
6ca0c569d9
|
Added "techmap -assert"
|
2014-07-31 02:21:41 +02:00 |
Clifford Wolf
|
ceecf5b153
|
Improvements in test_cell
|
2014-07-30 18:49:12 +02:00 |
Clifford Wolf
|
273383692a
|
Added "test_cell" command
|
2014-07-29 22:07:41 +02:00 |
Clifford Wolf
|
e6df25bf74
|
Renamed "write_autotest" to "test_autotb" and moved to passes/tests/
|
2014-07-29 21:12:50 +02:00 |