Go to file
tangxifan 187364ebc3 [Testbench] Add Caravel testbench for and2_testbench 2020-12-17 20:19:12 -07:00
.github [CI] Added submodule fetch 2020-12-15 13:48:49 -07:00
ARCH [Arch] Fine-tune architecture file to be consistent in port naming as post-PnR netlist 2020-12-09 12:12:40 -07:00
BENCHMARK [Benchmark] Add benchmark to test fracturable LUTs 2020-11-22 13:33:09 -07:00
DOC [Doc] Update sphinx bibtex version requirement to avoid imcompatible versions 2020-12-14 10:57:59 -07:00
FPGA22_HIER_SKY_PNR [Cleanup] Removed/Ignored testbench files from generated source 2020-12-02 12:03:24 -07:00
FPGA1212_QLSOFA_HD_PNR [QLSOFA_HD] Minor updates + Added labels for LVS Fix 2020-12-15 09:17:54 -07:00
FPGA1212_SOFA_CHD_PNR [SOFA-CHD] Updated design with mux-primitive bug fixed - Calibre DRC pending 2020-12-14 00:34:42 -07:00
FPGA1212_SOFA_HD_PNR [SOFA_HD] Minor updates + Added labels for LVS Fix + One metal shape correction 2020-12-15 08:46:51 -07:00
HDL [HDL] Update caravel include netlist to use simulation without power pins 2020-12-16 20:26:53 -07:00
MSIM [MSIM] Bug fix 2020-12-08 10:15:39 -07:00
PDK [HDL] Move verilog wrapper to HDL directory 2020-11-03 09:19:43 -07:00
SCRIPT [Action] Updated action script for local run 2020-12-14 12:08:16 -07:00
SDC [Doc] Add README to SDC and Testbench directories 2020-11-03 09:27:06 -07:00
SDF [Doc] Add readme to SDF dir 2020-11-08 16:35:10 -07:00
SNPS_DC [DC] Add scripts to automate the synthesis for local encoders 2020-12-08 10:12:57 -07:00
SNPS_PT [Script] update SDF generation script 2020-11-23 16:24:26 -07:00
SynRepoConfig [Sync] Updated sync file list 2020-12-14 15:30:42 -07:00
TESTBENCH [Testbench] Add Caravel testbench for and2_testbench 2020-12-17 20:19:12 -07:00
.gitattributes [Git] Bug fix in lfs file tracking 2020-12-14 13:11:20 -07:00
.gitignore [SOFA-CHD] Updated design with mux-primitive bug fixed - Calibre DRC pending 2020-12-14 00:34:42 -07:00
.readthedocs.yml [Doc] Bug fix in readthedoc setting 2020-11-12 19:41:00 -07:00
LICENSE Initial commit 2020-10-09 14:16:36 -06:00
README.md [Doc] Update the frontpage README 2020-12-04 14:09:40 -07:00
requirements.txt [CI] Update dependency to sync with OpenFPGA 2020-12-08 16:36:02 -07:00

README.md

SOFA

linux_build Documentation Status

Introduction

SOFA (Skywater Opensource FPGAs) are a series of open-source FPGA IPs using the open-source Skywater 130nm PDK and OpenFPGA framework

Quick Start

#Clone the repository and go inside it
git clone https://github.com/LNIS-Projects/skywater-openfpga.git
python3 SCRIPT/repo_setup.py --openfpga_root_path ${OPENFPGA_PROJECT_DIRECTORY}

  • If you have openfpga repository cloned at the same level of this project, you can simple call
  python3 SCRIPT/repo_setup.py

Otherwise, you should provide full path using the option --openfpga_root_path

Directory Organization

  • Keep this folder clean and organized as follows
    • DOC: documentation of the project
    • ARCH: Architecture XML and other input files which OpenFPGA requires to generate Verilog netlists
    • BENCHMARK: Benchmarks to be tested on the FPGA fabric
    • HDL: Hardware description netlists for the FPGA fabrics
    • SDC: design constraints
    • SCRIPT: Scripts to setup, run OpenFPGA etc.
    • TESTBENCH: Verilog testbenches generated by OpenFPGA
    • PDK: Technology files linked from skywater opensource pdk
    • SNPS_ICC2: workspace of Synopsys IC Compiler 2 Keep a README inside the folder about the ICC2 version and how-to-use.
    • MSIM: workspace of verification using Mentor ModelSim

  • Note:
    • Please ONLY place folders under this directory. README should be the ONLY file under this directory
    • Each EDA tool should have independent workspace in separated directories