riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
814 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

127 Commits

Author SHA1 Message Date
tangxifan 6e99257bed [Arch] Now use SuperLUT4 to implement adder LUT functions 2021-05-25 18:19:54 -06:00
tangxifan 77a8a8644a [Arch] Now use timing variables in the architecture file 2021-05-25 17:11:30 -06:00
tangxifan 7d5eabbb36 [Arch] Add 10x10 layout as an option choice in tape-out in case we want 100 route channel width 2021-05-25 16:24:51 -06:00
tangxifan 2e1224c787 [Arch] Upgrade SOFA+ architecture: (1) remove shift registers; (2) add multi-mode flip-flops; (3) use scan-enable FF as configurable memory; 2021-05-21 18:38:02 -06:00
tangxifan 8fe6a8e90d [Arch] Patch openfpga arch for SOFA+ to fix an error when linking arch 2021-05-21 12:59:19 -06:00
tangxifan 772212e1bb [Arch] Patch SOFA+ arch to be symetric when placing DSP blocks 2021-05-19 16:23:58 -06:00
tangxifan 7da67d75cc [Arch] Patch SOFA+ arch 2021-05-19 13:41:59 -06:00
tangxifan 29d68c3ec2 [Arch] Add yosys technology library for the DSP block synthesis of SOFA+ arch 2021-05-19 13:41:33 -06:00
tangxifan 990b7d4c7c [Arch] Add openfpga arch with fracturable 18x18 multiplier 2021-05-19 11:33:33 -06:00
tangxifan 957d03b142 [Arch] Add SOFA+ architecture with fracturable 18x18 multiplier 2021-05-19 11:21:49 -06:00
tangxifan 5380bd4e70 [Doc] Update README for architecture files 2021-05-18 15:31:38 -06:00
Andrew Pond 3dcdad3253 updated to use timing annotation file 2021-04-06 08:12:34 -06:00
Andrew Pond 9ba10b3700 Merge branch 'master' into arch_exploration 2021-04-05 08:52:14 -06:00
tangxifan 2bbce2b92f [Arch] Update timing for CHD 2021-04-03 17:46:53 -06:00
tangxifan 7d1d6517fb [Arch] Update timing annotation for LUTs 2021-04-03 14:33:39 -06:00
Andrew Pond 1fc9e0574c Merge branch 'master' into arch_exploration 
Merge master fix into branch
 2021-04-03 11:38:01 -06:00
tangxifan 0838b48dec [Doc] Add timing and detailed routing arch to documentation 2021-04-02 18:46:43 -06:00
tangxifan 8196514c26 [Arch] Bug fix 2021-04-01 22:16:44 -06:00
tangxifan b22584e7a1 [MISC] Bug fixes for wrong paths in task configuration files; typo in arch files 2021-04-01 21:16:08 -06:00
tangxifan 7059c6a014 [Arch] Add timing variables for CHD arch but will update later 2021-04-01 21:05:53 -06:00
tangxifan 36b871bcbb [Arch] Name change for FF CLK2Q vairable 2021-04-01 21:00:53 -06:00
tangxifan cf6bdf0768 [Arch] Update QLSOFA arch with timing variables 2021-04-01 21:00:09 -06:00
tangxifan c9b4699508 [Arch] Add QLSOFA timing at TT corner 2021-04-01 20:59:47 -06:00
tangxifan 881d07a123 [Arch] Bug fix 2021-04-01 20:43:24 -06:00
tangxifan 2afd42bb45 [Arch] Explicit comment SOFA HD arch 2021-04-01 20:31:13 -06:00
tangxifan 54df2a4f97 [Arch] Update SOFA HD arch to use timing variables 2021-04-01 20:29:13 -06:00
tangxifan f28ff97b8b [Arch] Move timing values to design variable yml so that we can reuse arch XML to model timing in different corners 2021-04-01 20:28:38 -06:00
tangxifan 062120ffd9 [Arch] Update timing for SOFA architecture 2021-04-01 16:39:19 -06:00
Andrew Pond c34d20824b added arch exploration files 2021-03-10 22:26:06 -07:00
tpagarani aff48898e2
Merge pull request #94 from antmicro/comment-shift-reg 
Commented out shift_register mode in k4_N8 VPR architecture.
 2021-02-08 13:39:41 -05:00
Maciej Kurc 0823e7e878 Corrected destination pb_type offsets for IO registers in k4_N8 OpenFPGA arch XML. 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2021-02-08 10:41:48 +01:00
Maciej Kurc 63f210bc3d Commented out shift_register mode in k4_N8 VPR architecture. 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2021-02-04 15:08:58 +01:00
Kevin Liao 9318f0e49e Merge remote-tracking branch 'origin' into ql_ccff_dummy_stdcell_pointer 
For PR #91, in order to be merged to master, Xifan advise to merge with master.
 2021-02-03 20:25:50 -08:00
Maciej Kurc a6db672595 Fixed incorrect IREG pack-pattern 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2021-02-03 11:10:39 +01:00
Maciej Kurc 1e3490dc8d Added port relations to models and timing annotation to pb_types of the k4_N8 VPR architecture. 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
 2021-02-03 11:10:39 +01:00
Kevin Liao b5be7692c4 (1)CFG_DONE to add is_config_enable(2)reset default=1 under tile_annotations 2021-01-29 08:56:59 -08:00
Kevin Liao 924b3d51de correct dummy stdcell verilog pointer 2021-01-26 15:45:59 -08:00
Kevin Liao 84c217bc56 replace CFGSDFFR with QL_CCFF and fix testbench related 2021-01-26 09:41:23 -08:00
Kevin Liao f7af0b40cf rename prefix for circuit_model iopad 2021-01-21 20:50:00 -08:00
Tarachand Pagarani 9c1b2ca4d4 update the name of IO cell and ports to be consistent with QL names 2021-01-21 04:18:25 -08:00
Tarachand Pagarani 3085cf7c2c remove io clk from output mux till prepack in VPR is updated to ignore physical mode 2021-01-20 01:16:59 -08:00
Tarachand Pagarani 36739d9c7c Merge branch 'k4_N8_interface' of https://github.com/lnis-uofu/SOFA into k4_N8_interface 2021-01-17 23:55:54 -08:00
Tarachand Pagarani 72d8d20356 1. Add 4 clocks to IO interfaces 
2. Mux the clock with the output for sending the clock out of the FPGA
 2021-01-17 23:54:39 -08:00
Kevin Liao 69ed6b5e27 forgot to add new port, IO_ISOL_N, for EMBEDDED_IO_HD 2021-01-15 12:48:32 -08:00
Kevin Liao f428234df8 correct EMBEDDED_IO_HD verilog pointer 2021-01-15 11:08:43 -08:00
Tarachand Pagarani ac355c370d merge latest changes from master 2021-01-15 00:26:25 -08:00
Kevin Liao 806303af11 remove soft_adder, and fix Test_en from ccff 2021-01-14 20:14:04 -08:00
Tarachand Pagarani 3f5409eee2 add 4 global clocks 2021-01-14 02:28:07 -08:00
Lalit Sharma ba34ebb4e5 Removing commented sections/attributes. Also corrected indentation 2021-01-13 00:48:03 -08:00
Lalit Sharma 6702de4516 Merging latest changes from master related to tile_port deprecation 2021-01-12 22:33:04 -08:00