riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[Arch] Add yosys technology library for the DSP block synthesis of SOFA+ arch

This commit is contained in:
tangxifan 2021-05-19 13:41:33 -06:00
parent a017a2f23c
commit 29d68c3ec2
2 changed files with 66 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
ARCH/yosys_techlib/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_frac_dsp18_skywater130nm_cell_sim.v Normal file
View File

@ -0,0 +1,25 @@
//-----------------------------
// 9-bit multiplier
//-----------------------------
module mult_9(
input [0:8] A,
input [0:8] B,
output [0:17] Y
);
assign Y = A * B;
endmodule
//-----------------------------
// 18-bit multiplier
//-----------------------------
module mult_18(
input [0:17] A,
input [0:17] B,
output [0:35] Y
);
assign Y = A * B;
endmodule

41
ARCH/yosys_techlib/k4_frac_N8_tileable_reset_softadder_register_scan_chain_nonLR_caravel_io_frac_dsp18_skywater130nm_dsp_map.v Normal file
View File

@ -0,0 +1,41 @@
//-----------------------------
// 9-bit multiplier
//-----------------------------
module mult_9x9 (
input [0:8] A,
input [0:8] B,
output [0:17] Y
);
parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 0;
parameter B_WIDTH = 0;
parameter Y_WIDTH = 0;
mult_9 #() _TECHMAP_REPLACE_ (
.A (A),
.B (B),
.Y (Y) );
endmodule
//-----------------------------
// 18-bit multiplier
//-----------------------------
module mult_18x18 (
input [0:17] A,
input [0:17] B,
output [0:35] Y
);
parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 0;
parameter B_WIDTH = 0;
parameter Y_WIDTH = 0;
mult_18 #() _TECHMAP_REPLACE_ (
.A (A),
.B (B),
.Y (Y) );
endmodule