| .. |
|
build_decoder_modules.cpp
|
[Tool] Remove register ports for mini local encoders (1-bit data out)
|
2020-12-06 14:21:54 -07:00 |
|
build_decoder_modules.h
|
add configuration bus nets for memory bank decoders at top module
|
2020-06-11 19:31:13 -06:00 |
|
build_device_module.cpp
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_device_module.h
|
[Tool] Split io location mapping builder from fabric builder
|
2020-11-02 18:27:34 -07:00 |
|
build_essential_modules.cpp
|
[OpenFPGA Tool] Bug fix in creating auto-generated cells using lib_name
|
2020-09-25 14:54:51 -06:00 |
|
build_essential_modules.h
|
start integrating module graph builder
|
2020-02-12 17:53:23 -07:00 |
|
build_fabric_global_port_info.cpp
|
[Tool] Use use standard data structure to store global port information
|
2020-11-10 19:07:28 -07:00 |
|
build_fabric_global_port_info.h
|
[Tool] Use use standard data structure to store global port information
|
2020-11-10 19:07:28 -07:00 |
|
build_fabric_io_location_map.cpp
|
[Tool] Adapted tools to support I/O in center grid
|
2020-12-04 18:50:13 -07:00 |
|
build_fabric_io_location_map.h
|
[Tool] Split io location mapping builder from fabric builder
|
2020-11-02 18:27:34 -07:00 |
|
build_grid_module_duplicated_pins.cpp
|
[Tool] Trim dead codes in port naming function
|
2021-03-13 20:23:08 -07:00 |
|
build_grid_module_duplicated_pins.h
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_grid_module_utils.cpp
|
[Tool] Trim dead codes in port naming function
|
2021-03-13 20:23:08 -07:00 |
|
build_grid_module_utils.h
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_grid_modules.cpp
|
[Tool] Trim dead codes in port naming function
|
2021-03-13 20:23:08 -07:00 |
|
build_grid_modules.h
|
add frame decoder builder to all the module graph builder except the top-level
|
2020-06-11 19:31:09 -06:00 |
|
build_lut_modules.cpp
|
[Tool] Support superLUT circuit model in core engine
|
2021-02-09 20:23:05 -07:00 |
|
build_lut_modules.h
|
add lut module builder
|
2020-02-12 19:52:41 -07:00 |
|
build_memory_modules.cpp
|
[Tool] Bug fix in scan chain builder calling
|
2021-01-04 18:45:47 -07:00 |
|
build_memory_modules.h
|
add frame-based memory module builder
|
2020-06-11 19:31:09 -06:00 |
|
build_module_graph_utils.cpp
|
add mux module builder
|
2020-02-12 19:45:14 -07:00 |
|
build_module_graph_utils.h
|
add mux module builder
|
2020-02-12 19:45:14 -07:00 |
|
build_mux_modules.cpp
|
[Tool] bug fix in spypad lut
|
2021-02-09 22:53:18 -07:00 |
|
build_mux_modules.h
|
add mux module builder
|
2020-02-12 19:45:14 -07:00 |
|
build_routing_module_utils.cpp
|
[Tool] Change routing module port naming to include architecture port names
|
2021-03-14 19:35:49 -06:00 |
|
build_routing_module_utils.h
|
[Tool] Change routing module port naming to include architecture port names
|
2021-03-14 19:35:49 -06:00 |
|
build_routing_modules.cpp
|
[Tool] Change routing module port naming to include architecture port names
|
2021-03-14 19:35:49 -06:00 |
|
build_routing_modules.h
|
add frame decoder builder to all the module graph builder except the top-level
|
2020-06-11 19:31:09 -06:00 |
|
build_top_module.cpp
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_top_module.h
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_top_module_connection.cpp
|
[Tool] Change routing module port naming to include architecture port names
|
2021-03-14 19:35:49 -06:00 |
|
build_top_module_connection.h
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_top_module_directs.cpp
|
[Tool] Trim dead codes in port naming function
|
2021-03-13 20:23:08 -07:00 |
|
build_top_module_directs.h
|
[Tool] Change pin naming of grid modules to be related to architecture port names
|
2021-03-13 20:05:18 -07:00 |
|
build_top_module_memory.cpp
|
[Tool] enhance error checking in fabric key parser
|
2020-11-13 10:56:00 -07:00 |
|
build_top_module_memory.h
|
[Tool] enhance error checking in fabric key parser
|
2020-11-13 10:56:00 -07:00 |
|
build_top_module_utils.cpp
|
start moving top-module builder. Now adapt the utils
|
2020-02-14 10:00:24 -07:00 |
|
build_top_module_utils.h
|
start moving top-module builder. Now adapt the utils
|
2020-02-14 10:00:24 -07:00 |
|
build_wire_modules.cpp
|
[OPENFPGA LIBRARY] change method names to be consistent with FPGA-SPICE needs
|
2020-09-20 12:03:10 -06:00 |
|
build_wire_modules.h
|
add wire module builder
|
2020-02-12 19:57:15 -07:00 |
|
fabric_global_port_info.cpp
|
[Tool] Use use standard data structure to store global port information
|
2020-11-10 19:07:28 -07:00 |
|
fabric_global_port_info.h
|
[Tool] Use use standard data structure to store global port information
|
2020-11-10 19:07:28 -07:00 |
|
fabric_global_port_info_fwd.h
|
[Tool] Use use standard data structure to store global port information
|
2020-11-10 19:07:28 -07:00 |
|
fabric_hierarchy_writer.cpp
|
format fix in the fabric hierarchy and grid SDC hierarchy to be complaint to YAML format
|
2020-06-11 19:31:05 -06:00 |
|
fabric_hierarchy_writer.h
|
add --depth option to fabric hierarchy writer
|
2020-06-11 19:31:04 -06:00 |
|
fabric_key_writer.cpp
|
[OpenFPGA Tool] Bug fix for long runtime
|
2020-09-28 20:42:18 -06:00 |
|
fabric_key_writer.h
|
[OpenFPGA Tool] Bug fix for long runtime
|
2020-09-28 20:42:18 -06:00 |
|
module_manager.cpp
|
[Tool] Add mappable I/O support and enhance I/O support
|
2020-11-04 20:21:49 -07:00 |
|
module_manager.h
|
[Tool] Add mappable I/O support and enhance I/O support
|
2020-11-04 20:21:49 -07:00 |
|
module_manager_fwd.h
|
[OpenFPGA Tool] Support configurable regions in module manager
|
2020-09-28 18:13:07 -06:00 |
c8d41b4e69