Go to file
tangxifan 0ff0c8cf06 bug fix for IO=1 2019-09-19 15:43:25 -06:00
.travis start refactoring the switch block verilog generation 2019-09-17 20:40:26 -06:00
ERI_demo Update demo simulation result path 2019-07-12 16:52:54 -06:00
OpenSTA@7592f12e54 Implementation of OpenSTA in the project 2018-11-08 13:13:45 -07:00
abc Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
ace2 Now we use the ace from VTR 2019-07-16 17:00:09 -06:00
cmake Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
docs Added fpga_task cmd options in doc [ci skip] 2019-09-02 02:45:05 -06:00
fpga_flow Merge remote-tracking branch 'origin/dev' into ganesh_dev 2019-08-16 14:14:16 -06:00
libs adding port parsers 2019-08-09 17:48:55 -06:00
openfpga_flow update tileable_routing test 2019-09-18 15:59:32 -06:00
tutorials Merge pull request #19 from LNIS-Projects/egiacomin-patch-5 2019-07-17 14:34:23 -04:00
vpr7_x2p bug fix for IO=1 2019-09-19 15:43:25 -06:00
yosys Update yosys to latest version + add simulation in fpga_flow 2019-05-23 17:55:49 -06:00
.dockerignore Added dockerignore + minor changes in openfpga_flow script 2019-08-17 16:22:52 -06:00
.gitignore Code re-arrangement 2019-08-18 12:26:05 -06:00
.gitmodules Update .gitmodules 2018-12-10 12:07:05 -07:00
.travis.yml Removed OSX allowed failure from travis 2019-09-01 00:08:14 -06:00
CMakeLists.txt minor fix for OSX and update travis using ccache to speed up compilation 2019-08-21 15:25:36 -06:00
Dockerfile Added dockerignore + minor changes in openfpga_flow script 2019-08-17 16:22:52 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
README.md retry 2019-07-17 18:46:54 -04:00
README_Benchmarks.md Correction of the global make, the fpga_flow and the doc 2018-11-20 14:47:15 -07:00
run_local.bat Working lattice benchmark unclean commit 2019-08-08 18:08:39 -06:00
run_local.sh Added build files in .gitignore 2019-08-17 22:59:54 -06:00
run_test.sh Updated to run with python3 2019-08-31 21:42:31 -06:00

README.md

Getting Started with OpenFPGA

Build Status Documentation Status

Introduction

The OpenFPGA framework is the first open-source FPGA IP generator supporting highly-customizable homogeneous FPGA architectures. OpenFPGA provides a full set of EDA support for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification testbenches/scripts. OpenFPGA opens the door to democratizing FPGA technology and EDA techniques, with agile prototyping approaches and constantly evolving EDA tools for chip designers and researchers.

Compilation

Dependencies and help using docker can be found at ./tutorials/building.md.

Compilation Steps:

  1. git clone https://github.com/LNIS-Projects/OpenFPGA.git && cd OpenFPGA # Clone the repository and go inside it
  2. mkdir build && cd build # Create a folder named build in the OpenPFGA repository
  3. cmake .. -DCMAKE_BUILD_TYPE=debug # Create a Makefile in this folder using cmake
  4. make # Compile the tool and its dependencies

We currently implemented OpenFPGA for:
1. Ubuntu 16.04
2. Red Hat 7.5
3. MacOS Mojave 10.14.4

Please note that those were the versions for which the tool was tested. It might work with earlier versions and other distributions.

Documentation

OpenFPGA's full documentation includes tutorials, descriptions of the design flow, and tool options.

Tutorials

You can find some tutorials in the ./tutorials folder. This will help you get more familiar with the tool and use OpenFPGA under different configurations.

Through those tutorials, users can learn how to use the flow and install the different dependencies.
The tutorial index will guide you through training and explain the folder oraganization as well as introducing some tips and commonly used keywords.