riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3,574 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

3574 Commits

Author SHA1 Message Date
tangxifan e85402eaaa
Merge pull request #293 from lnis-uofu/dff_techmap 
Enable correct reset stimuli in testbench generators
 2021-04-18 17:15:28 -06:00
tangxifan 0b49c22682 [Tool] Now Verilog testbench generator support adding dedicated stimuli for reset signals from benchmarks 2021-04-18 16:11:11 -06:00
tangxifan 82dd09a180
Merge branch 'master' into dff_techmap 2021-04-18 12:09:52 -06:00
tangxifan 6550ea3dfa [Tool] Rework pin constarint API to avoid expose raw data to judge for developers 2021-04-18 12:02:49 -06:00
tangxifan 0e65442afd
Merge pull request #292 from lnis-uofu/dff_techmap 
Verilog testbench generator now accepts pin constraints on non-clock global ports
 2021-04-17 23:02:35 -06:00
tangxifan 6e9b24f9bf [Tool] Patch the invalid pin constraint net name 2021-04-17 19:56:30 -06:00
tangxifan 253422e7b7 [Tool] Bugfix due to refactoring 2021-04-17 19:27:03 -06:00
tangxifan 02ca51d84b [Tool] Reorganize functions in full testbench generator to avoid big-chunk codes 2021-04-17 17:45:50 -06:00
tangxifan d95a1e2776 [Tool] Encapulate search function in PinConstraint data structure 2021-04-17 17:31:55 -06:00
tangxifan da619fabe7 [Tool] FPGA-Verilog testbench generator accepts pin constraints in full testbench 2021-04-17 17:19:34 -06:00
tangxifan 03a709dce9
Merge branch 'master' into dff_techmap 2021-04-17 16:20:55 -06:00
tangxifan 6e1b58f8a6 [Tool] Update FPGA-Verilog testbench generator to accept pin constraints to non-clock global ports 2021-04-17 15:05:22 -06:00
tangxifan 7018073e28 [Script] Update openfpga shell script w/o ace usage to adapt pin constraint files 2021-04-17 15:04:51 -06:00
tangxifan da95da933b [Test] Add pin constraint file to map reset to correct FPGA pins 2021-04-17 15:04:26 -06:00
tangxifan 8c5eb5e1d7
Merge pull request #291 from lnis-uofu/dff_techmap 
Support DFF with asynchronous reset in tech mapping
 2021-04-16 21:52:22 -06:00
tangxifan e3dafe99da [Arch] Revert to old version arch due to editing by mistake 2021-04-16 20:58:32 -06:00
tangxifan c020333512
Merge branch 'master' into dff_techmap 2021-04-16 20:54:28 -06:00
tangxifan 7172fc9ea1 [Test] Patch test for architecture using asynchronous DFFs 2021-04-16 20:48:37 -06:00
tangxifan 0a15f366cb [HDL] Patch dff models used in yosys tech map 2021-04-16 20:48:15 -06:00
tangxifan 16e02ef485 [Arch] patch architectures to be consistent with port mapping of custom DFF in yosys script 2021-04-16 20:47:39 -06:00
tangxifan 1c2f91b7e6 [Script] Patch yosys script with dff tech map 2021-04-16 20:47:18 -06:00
tangxifan 2666726f36 [Script] Remove clock routing from example openfpga shell script without ace 2021-04-16 20:46:49 -06:00
tangxifan 23d08757cf [Script] Add example script without using ACE2 2021-04-16 20:20:10 -06:00
tangxifan bbdc0e53af [Benchmark] Add 8-bit counter benchmark using asynchronous reset to test fracff architectures 2021-04-16 20:14:48 -06:00
tangxifan b11d03f9c5 [Test] Deploy new test to CI 2021-04-16 20:01:40 -06:00
tangxifan 93be81abe1 [Test] Add test case for architecture using DFF with reset 2021-04-16 20:00:48 -06:00
tangxifan 5414a6a3da [Script] Add yosys script with custom DFF tech mapping 2021-04-16 20:00:30 -06:00
tangxifan 4239bb4e68 [Arch] Patch architecture files using multi-mode DFFs 2021-04-16 19:59:55 -06:00
tangxifan f2f7f010ea [Arch] Add new architectures using DFF with reset in VPR 2021-04-16 19:26:18 -06:00
tangxifan 64294ae4eb [Doc] Update README for architecture files due to new architecture features 2021-04-16 19:25:54 -06:00
tangxifan 71df9700ea
Merge pull request #290 from lnis-uofu/iwls2005 
[WIP] Add opencore RTLs from IWLS 2005 benchmarks
 2021-04-16 17:41:05 -06:00
tangxifan ff4460695b [HDL] Add dff tech map files for yosys 2021-04-16 17:00:55 -06:00
tangxifan e46c6e75a3 [Benchmark] Add missing RTL for IWLS2005 benchmarks 2021-04-16 16:50:41 -06:00
tangxifan f395ed2718 [Test] Deploy iwls tests to CI 2021-04-16 16:13:46 -06:00
tangxifan 87587bbb74 [Test] Add iwls2005 benchmarks to regression tests 2021-04-16 16:12:05 -06:00
tangxifan 1566a5558a [Test] Add task configuration file for iwls2005 2021-04-16 16:10:31 -06:00
tangxifan 43bf016576 [Script] Add example openfpga shell script for iwls benchmark 2021-04-16 16:09:47 -06:00
tangxifan 26d3b5a954 [Benchmark] Reorganize iwls2005 benchmark: separate the location of rtl and testbenches 2021-04-16 16:08:58 -06:00
tangxifan 86ad572530 [Benchmark] Add opencore RTLs from IWLS 2005 benchmarks 2021-04-16 14:27:54 -06:00
tangxifan 0cfea2f73c
Merge pull request #287 from lnis-uofu/fpga_sdc_test 
Enriched FPGA-SDC regression tests by sweeping time units
 2021-04-11 21:52:20 -06:00
tangxifan b469705819
Merge branch 'master' into fpga_sdc_test 2021-04-11 21:14:46 -06:00
tangxifan 1db8bd7eec [Test] Update regression test with new SDC tests 2021-04-11 20:24:32 -06:00
tangxifan 07f6066c11 [Script] Update timing unit in SDC example script 2021-04-11 20:24:18 -06:00
tangxifan 94c4c817eb [Test] Expand sdc time unit test to sweep all the available units 2021-04-11 20:14:09 -06:00
tangxifan c9f27ec4c2
Merge pull request #286 from lnis-uofu/generate_testbench_test 
Update generate_fabric and generate_testbench test cases
 2021-04-11 18:05:20 -06:00
tangxifan a4893e27cf [Test] Update generate_fabric and generate_testbench test cases; Now generate_testbench tese case use the fabric netlist generated by the generate_fabric test case to run HDL verification 2021-04-11 17:26:27 -06:00
tangxifan b4c03bce49
Merge pull request #285 from lnis-uofu/fabric_bitstream_writer 
Fabric bitstream writer supports multiple regions
 2021-04-10 16:41:38 -06:00
tangxifan e5b47b7d3d [Doc] Update documentation on the changes on fabric bitstream file formats 2021-04-10 15:45:39 -06:00
tangxifan 7c6e000be8 [Tool] bug fix 2021-04-10 15:36:02 -06:00
tangxifan 03b68a1fdd [Tool] Reworked fabric bitstream XML writer to consider multiple configuration regions 2021-04-10 15:25:39 -06:00