riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,445 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

5445 Commits

Author SHA1 Message Date
tangxifan b8c59db9e9 [script] debugging cmake format 2022-10-06 17:07:57 -07:00
tangxifan d3e374fe57 [script] debugging make format 2022-10-06 17:04:30 -07:00
tangxifan 110b27b3fc [script] now top-level makefile can do ``make format`` for C/C++ files 2022-10-06 16:59:15 -07:00
tangxifan 6230196c21 [ci] add C/C++ code format style file 2022-10-06 16:44:05 -07:00
tangxifan 10267500be
Merge pull request #826 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-10-04 16:38:20 -07:00
github-actions[bot] 73b1669a41 Updated Patch Count 2022-10-04 23:32:50 +00:00
tangxifan 46044d5217
Merge pull request #824 from lnis-uofu/place_rr_graph 
Fix a bug where placer does not call tileable rr-graph generator
 2022-10-04 12:08:56 -07:00
tangxifan ab53f88c2b [test] now use a fixed device layout for the single-mode LUT design testcase 2022-10-04 10:05:22 -07:00
tangxifan 3a3877fd08 [engine] update vtr: fix a bug where placer does not call tileable rr_graph generator 2022-10-03 21:18:08 -07:00
tangxifan b652bc8d51
Merge pull request #823 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-10-03 13:32:01 -07:00
github-actions[bot] 8b63f93e9f Updated Patch Count 2022-10-03 20:29:52 +00:00
tangxifan 62511f4792
Merge pull request #822 from lnis-uofu/cmake_flag 
New option to bypass version build
 2022-10-03 13:28:56 -07:00
tangxifan b26b0ce8d8 [ci] deploy no version number build test to ci 2022-10-03 11:48:19 -07:00
tangxifan cc6bf85433 [cmake] now rename version to short 'OPENFPGA_ENABLE_VERSION' 2022-10-03 11:37:41 -07:00
tangxifan a144794ce6 [cmake] skip custom build on version build with an option 2022-10-03 11:18:43 -07:00
tangxifan 81e524cec4 [CMake] Added a new option 'OPENFPGA_WITH_VERSION_UP_TO_DATE' which allows users to skip version build (by default it remains always on) 2022-10-03 11:11:21 -07:00
tangxifan db7a052a2b
Merge pull request #820 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-10-01 18:59:16 -07:00
github-actions[bot] fe26429c86 Updated Patch Count 2022-10-02 00:04:53 +00:00
tangxifan 30c5569e0f
Merge pull request #819 from lnis-uofu/gsb_cout_bug 
Fixed a bug where pins for direct connections between programmable blocks appears in GSB/Routing blocks
 2022-10-01 14:59:36 -07:00
tangxifan 13c819bb28 [ci] deply new test to ci 2022-10-01 11:04:08 -07:00
tangxifan 4eaecde0b9 [test] add golden netlists to ensure no cout in gsb 2022-10-01 11:03:13 -07:00
tangxifan 78f30cf072 [test] add a new test to track the golden netlists where cout is not in GSB 2022-09-30 15:38:27 -07:00
tangxifan 1c7d5a05b4 [engine] update vtr 2022-09-30 15:26:59 -07:00
tangxifan 0d8d8446ee [test] fixed a bug where OPIN for direct connection is included in GSB 2022-09-30 15:24:51 -07:00
tangxifan 9c5be017bc
Merge pull request #817 from lnis-uofu/wire_lut_test 
Add a new test case to ensure that repack can handle wire lut properly
 2022-09-29 18:23:12 -07:00
tangxifan e3a4c311c0
Merge branch 'master' into wire_lut_test 2022-09-29 17:10:47 -07:00
tangxifan 45beb068f7
Merge pull request #818 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-09-29 17:10:29 -07:00
github-actions[bot] d496568d3b Updated Patch Count 2022-09-30 00:06:56 +00:00
tangxifan 088ff1a474 [script] fixed a bug 2022-09-29 16:27:03 -07:00
tangxifan 0565ca7aca [script] add missing files 2022-09-29 16:14:38 -07:00
tangxifan a3e7133d63
Merge branch 'master' into wire_lut_test 2022-09-29 16:02:18 -07:00
tangxifan 38aa2d7306
Merge pull request #816 from lnis-uofu/wire_lut_bug 
Now accept the post-routing cluster fixup results from VTR
 2022-09-29 16:02:07 -07:00
tangxifan 2ed4a60f36 [arch] reduce clb inputs to force net remapping during routing 2022-09-29 15:52:30 -07:00
tangxifan ce0fbe1765 [test] fixed a few bugs 2022-09-29 15:32:31 -07:00
tangxifan 9bc9b61d35 [test] fixed a few bugs 2022-09-29 15:11:30 -07:00
tangxifan f5e7ec4dd1 [test] add a new test case to validate wire lut case 2022-09-29 14:28:59 -07:00
tangxifan df1ae7ba2a [benchmark] add a new benchmark to enhance the tests for wire-lut features in repacker 2022-09-29 14:23:17 -07:00
tangxifan f7a02422b5 [arch] add a new arch to reproduce the wire-lut bug in repacker 2022-09-29 13:59:08 -07:00
tangxifan a111d886cf Merge branch 'wire_lut_bug' of github.com:lnis-uofu/OpenFPGA into wire_lut_bug 2022-09-29 13:40:31 -07:00
tangxifan 3f8e2ade2e [script] update missing scripts required by pb_pin_fixup test cases 2022-09-29 13:39:46 -07:00
tangxifan 3b11fcea0a
Merge branch 'master' into wire_lut_bug 2022-09-29 11:11:35 -07:00
tangxifan 58487c7766 [doc] add more notes about the commmand ``pb_pin_fixup`` 2022-09-29 11:01:07 -07:00
tangxifan 49fa783914 [script] now suggest to skip pb_pin_fixup step in example scripts for most test cases 2022-09-29 10:45:27 -07:00
tangxifan fb2693171b [engine] fixed a bug which causes errors in repacker 2022-09-28 16:30:11 -07:00
tangxifan 36b3e64b35 [engine] now pb_fixup can also accept vtr's post-routing-clustering sync up results 2022-09-28 12:17:16 -07:00
tangxifan 3285af4107 [engine] syntax 2022-09-28 11:39:37 -07:00
tangxifan 70d504912f
Merge pull request #811 from lnis-uofu/dependabot/submodules/yosys-plugins-27208ce 
Bump yosys-plugins from `0713ed7` to `27208ce`
 2022-09-27 20:52:37 -07:00
tangxifan 21273170f7
Merge pull request #812 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2022-09-27 20:52:12 -07:00
github-actions[bot] d5e3f6621b Updated Patch Count 2022-09-28 00:07:18 +00:00
tangxifan 51f54bbf20 [engine] developing the steps to annotate clustering results 2022-09-27 16:54:48 -07:00