riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

[engine] update vtr: fix a bug where placer does not call tileable rr_graph generator

This commit is contained in:
tangxifan 2022-10-03 21:18:08 -07:00
parent b652bc8d51
commit 3a3877fd08
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vtr-verilog-to-routing

@ -1 +1 @@
Subproject commit 942d1bbfff837d9c5409f6f0932dec574fb7e7c2
Subproject commit 5226096ee94b2b589078926a203fe71996343992