mirror of https://github.com/YosysHQ/yosys.git
s/((Claire|Xen|Xenia|Clifford)\s+)+(Wolf|Xen)\s+<(claire|clifford)@(symbioticeda.com|clifford.at|yosyshq.com)>/Claire Xenia Wolf <claire@yosyshq.com>/gi; s/((Nina|Nak|N\.)\s+)+Engelhardt\s+<nak@(symbioticeda.com|yosyshq.com)>/N. Engelhardt <nak@yosyshq.com>/gi; s/((David)\s+)+Shah\s+<(dave|david)@(symbioticeda.com|yosyshq.com|ds0.me)>/David Shah <dave@ds0.me>/gi; s/((Miodrag)\s+)+Milanovic\s+<(miodrag|micko)@(symbioticeda.com|yosyshq.com)>/Miodrag Milanovic <micko@yosyshq.com>/gi; s,https?://www.clifford.at/yosys/,http://yosyshq.net/yosys/,g; |
||
---|---|---|
.. | ||
.gitignore | ||
Makefile.inc | ||
abc9_map.v | ||
abc9_model.v | ||
abc9_unmap.v | ||
adff2dff.v | ||
cellhelp.py | ||
cells.lib | ||
cmp2lcu.v | ||
cmp2lut.v | ||
dff2ff.v | ||
gate2lut.v | ||
gen_fine_ffs.py | ||
mul2dsp.v | ||
pmux2mux.v | ||
prep.cc | ||
simcells.v | ||
simlib.v | ||
synth.cc | ||
techmap.v |