riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

simcells: Fix reset polarity for $_DLATCH_???_ cells.

This commit is contained in:
Marcelina Kościelnicka 2020-06-30 15:31:12 +02:00
parent f7fdd99e45
commit 817ae04ee0
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/common/gen_fine_ffs.py
View File

@ -300,7 +300,7 @@ module \$_DLATCH_{E:N|P}{R:N|P}{V:0|1}_ (E, R, D, Q);
input E, R, D;
output reg Q;
always @* begin
if (R == {E:0|1})
if (R == {R:0|1})
Q <= {V:0|1};
else if (E == {E:0|1})
Q <= D;

8
techlibs/common/simcells.v
View File

@ -2986,7 +2986,7 @@ module \$_DLATCH_NP0_ (E, R, D, Q);
input E, R, D;
output reg Q;
always @* begin
if (R == 0)
if (R == 1)
Q <= 0;
else if (E == 0)
Q <= D;
@ -3009,7 +3009,7 @@ module \$_DLATCH_NP1_ (E, R, D, Q);
input E, R, D;
output reg Q;
always @* begin
if (R == 0)
if (R == 1)
Q <= 1;
else if (E == 0)
Q <= D;
@ -3032,7 +3032,7 @@ module \$_DLATCH_PN0_ (E, R, D, Q);
input E, R, D;
output reg Q;
always @* begin
if (R == 1)
if (R == 0)
Q <= 0;
else if (E == 1)
Q <= D;
@ -3055,7 +3055,7 @@ module \$_DLATCH_PN1_ (E, R, D, Q);
input E, R, D;
output reg Q;
always @* begin
if (R == 1)
if (R == 0)
Q <= 1;
else if (E == 1)
Q <= D;