This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
707ddb77bc
yosys
/
passes
History
Clifford Wolf
d31584c649
Add $dlatchsr support to clk2fflogic
2018-02-26 12:20:28 +01:00
..
cmds
Recognize stand-alone obj pattern even when it contains a slash
2018-02-13 14:55:24 +01:00
equiv
Improve log messages in equiv_make
2018-01-19 16:20:40 +01:00
fsm
Remove some dead code from fsm_map
2017-08-21 15:02:16 +02:00
hierarchy
Bugfix in hierarchy blackbox module port width handling
2018-01-07 16:35:22 +01:00
memory
Typo fix.
2016-09-08 10:57:16 +03:00
opt
Fix opt_rmdff handling of $dlatchsr
2018-02-26 11:46:05 +01:00
proc
Add warnings for driver-driver conflicts between FFs (and other cells) and constants
2017-12-12 17:13:27 +01:00
sat
Add $dlatchsr support to clk2fflogic
2018-02-26 12:20:28 +01:00
techmap
Add "dffinit -highlow" and fix synth_intel
2018-01-09 18:42:19 +01:00
tests
Add $live and $fair cell types, add support for s_eventually keyword
2017-02-25 10:36:39 +01:00