riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in hierarchy blackbox module port width handling

This commit is contained in:
Clifford Wolf 2018-01-07 16:35:22 +01:00
parent b557989576
commit 446ccf1f05
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/hierarchy/hierarchy.cc
View File

@ -621,8 +621,9 @@ struct HierarchyPass : public Pass {
}
std::set<Module*> blackbox_derivatives;
std::vector<Module*> design_modules = design->modules();
for (auto module : design->modules())
for (auto module : design_modules)
for (auto cell : module->cells())
{
Module *m = design->module(cell->type);