.. |
.gitignore
|
Moved all tests in arch sub directory
|
2019-10-18 11:06:12 +02:00 |
abc9_dff.ys
|
abc9_ops: update messaging (credit to @Xiretza for spotting)
|
2020-05-30 08:57:48 -07:00 |
add_sub.ys
|
xilinx: Initial support for LUT4 devices.
|
2020-02-07 09:03:22 +01:00 |
adffs.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
attributes_test.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
blockram.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
bug1460.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
bug1462.ys
|
xilinx_dsp: another typo; move xilinx specific test
|
2020-01-17 17:07:03 -08:00 |
bug1480.ys
|
Cleanup tests
|
2020-02-27 10:17:29 -08:00 |
bug1598.ys
|
Add #1598 testcase
|
2019-12-27 16:44:57 -08:00 |
bug1605.ys
|
Added a test case
|
2020-01-01 16:24:30 +01:00 |
counter.ys
|
Fix tests
|
2020-01-10 14:48:01 +01:00 |
dffs.ys
|
abc9_ops: -reintegrate to use derived_type for box_ports
|
2020-02-05 14:46:48 -08:00 |
dsp_cascade.ys
|
Fix new tests
|
2019-12-28 16:43:19 +01:00 |
dsp_fastfir.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
dsp_simd.ys
|
Moved all tests in arch sub directory
|
2019-10-18 11:06:12 +02:00 |
fsm.ys
|
synth_xilinx: Use opt_dff.
|
2020-07-30 22:26:09 +02:00 |
latches.ys
|
opt_expr: Remove -clkinv option, make it the default.
|
2020-07-31 00:08:15 +02:00 |
logic.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
lutram.ys
|
xilinx: Add support for LUT RAM on LUT4-based devices.
|
2020-02-07 09:03:22 +01:00 |
macc.sh
|
xilinx_dsp: Initial DSP48A/DSP48A1 support.
|
2019-12-22 20:51:14 +01:00 |
macc.v
|
tests: xilinx macc test to have initval, shorten BMC depth for runtime
|
2020-05-25 10:09:05 -07:00 |
macc.ys
|
tests: xilinx macc test to have initval, shorten BMC depth for runtime
|
2020-05-25 10:09:05 -07:00 |
macc_tb.v
|
Moved all tests in arch sub directory
|
2019-10-18 11:06:12 +02:00 |
mul.ys
|
Fix new tests
|
2019-12-28 16:43:19 +01:00 |
mul_unsigned.v
|
Moved all tests in arch sub directory
|
2019-10-18 11:06:12 +02:00 |
mul_unsigned.ys
|
Fix new tests
|
2019-12-28 16:43:19 +01:00 |
mux.ys
|
Add force_downto and force_upto wire attributes.
|
2020-05-19 01:42:40 +02:00 |
mux_lut4.ys
|
xilinx: Initial support for LUT4 devices.
|
2020-02-07 09:03:22 +01:00 |
nosrl.ys
|
xilinx: Fix srl regression.
|
2020-07-12 23:41:27 +02:00 |
opt_lut_ins.ys
|
Add opt_lut_ins pass. (#1673)
|
2020-02-03 14:57:17 +01:00 |
pmgen_xilinx_srl.ys
|
satgen: Add support for dffe, sdff, sdffe, sdffce cells.
|
2020-07-24 03:19:21 +02:00 |
run-test.sh
|
Fix path to yosys
|
2019-10-18 11:12:03 +02:00 |
shifter.ys
|
Make test without iopads
|
2019-12-28 16:22:24 +01:00 |
tribuf.sh
|
fix argument order for macOS compatibility
|
2020-03-18 15:11:49 +01:00 |
tribuf.ys
|
Addressed review comments
|
2019-12-21 20:23:23 +01:00 |
xilinx_dffopt.ys
|
xilinx: xilinx_dffopt to read cells_sim.v; fix test
|
2020-04-22 16:25:23 -07:00 |
xilinx_dffopt_blacklist.txt
|
xilinx: Add xilinx_dffopt pass (#1557)
|
2019-12-18 13:43:43 +01:00 |
xilinx_dsp.ys
|
tests: read +/xilinx/cell_sim.v before xilinx_dsp test
|
2020-04-22 17:50:30 -07:00 |
xilinx_srl.v
|
tests: fix some test warnings
|
2020-05-25 10:07:58 -07:00 |
xilinx_srl.ys
|
Moved all tests in arch sub directory
|
2019-10-18 11:06:12 +02:00 |