riscv
/
SOFA
mirror of https://github.com/lnis-uofu/SOFA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
265 Commits 16 Branches 1 Tag 1.8 GiB
Commit Graph

265 Commits

Author SHA1 Message Date
tangxifan 1264054cab [Arch] Bug fix in netlist path 2020-11-03 09:57:25 -07:00
tangxifan 48d8f8b664 [Arch] Same patch on the scff on another arch 2020-11-03 09:54:30 -07:00
tangxifan 533a6ab90f [Arch] Use an exact fit scan-chain flip-flop in the architectures 2020-11-03 09:53:16 -07:00
tangxifan a46d1bd492 [Doc] Add README to SDC and Testbench directories 2020-11-03 09:27:06 -07:00
tangxifan 8702073354 [Doc] Add readme for HDL directory 2020-11-03 09:23:33 -07:00
tangxifan 12881d7a31 [HDL] Move verilog wrapper to HDL directory 2020-11-03 09:19:43 -07:00
tangxifan b5c781f555 [Arch] Patch the HDL netlist name to differetiate between cell types 2020-11-03 09:17:22 -07:00
tangxifan 40ca8dfbe3 [Arch] Update architecture files to use the wrapper files 2020-11-03 09:14:47 -07:00
tangxifan b67896a225 [HDL] Add embedded I/O HDL wrapper using the high density cells 2020-11-03 09:05:20 -07:00
tangxifan 0958d9c50f [Script] Add openfpga task run for embedded architecture 2020-11-02 20:09:35 -07:00
tangxifan c26f8a5aac [Arch] Add architecture files for embedded FPGA IP 2020-11-02 19:55:40 -07:00
Laboratory for Nano Integrated Systems (LNIS) 42589c96b7
Merge pull request #6 from LNIS-Projects/xt_dev 
Bug fix in the k4 architecture that blocks verification
 2020-11-02 18:49:15 -07:00
tangxifan 3f10b49eeb [PDK] Add standard cell wrapper 2020-11-02 11:28:29 -07:00
tangxifan bff4fdfdc1 [Arch] Update pin equivalence for the non-LR non-adder k4 arch 2020-11-02 11:27:44 -07:00
tangxifan 23ac6af11f [Arch] Bug fix on the wrong verilog netlist path 2020-11-01 15:45:41 -07:00
tangxifan a03f0908e2
Merge pull request #5 from LNIS-Projects/ganesh_dev 
Ganesh dev
 2020-10-31 12:05:59 -06:00
Ganesh Gore ec9a02f9e0 Added 12x12 FPGA design with SKY130_SC_HD cells 2020-10-28 12:41:37 -06:00
Ganesh Gore 934abfac9b Added SPEF files in git lfs 2020-10-28 12:39:15 -06:00
Ganesh Gore 6dd9905541 [UPDATE] Updated reports and screenshots 2020-10-27 15:51:16 -06:00
Ganesh Gore 72ff141046 [DESIGN] Updated FPGA22 Design 
+ Utilization increased to 60%
+ Added track offset
+ Added Power ring
+ Added Tapcells
+ Added additional reports and screenshot to track improvements
 2020-10-27 14:54:19 -06:00
tangxifan 2d5a1cdecd
Merge pull request #4 from LNIS-Projects/ganesh_dev 
Ganesh dev
 2020-10-27 13:58:12 -06:00
Ganesh Gore 030679a518 dropped symbolic link 2020-10-27 11:21:20 -06:00
Ganesh Gore 8b22960ddc [Design] Added FPGA22 design with SKY130_FD_SC_HD 2020-10-26 23:59:20 -06:00
Ganesh Gore 51a89fedff Initialize GitLFS 2020-10-26 23:37:24 -06:00
Laboratory for Nano Integrated Systems (LNIS) 4d0f76f127
Merge pull request #3 from LNIS-Projects/xt_dev 
Architecture update on a k4 arch without hard adder
 2020-10-24 12:01:52 -06:00
tangxifan af4b89b37c [Arch] Bug fix in non-adder k4 arch 2020-10-24 12:00:20 -06:00
tangxifan 7125a1ed5b [Script] Add task cleanup to setup script 2020-10-24 12:00:03 -06:00
tangxifan 163108c2c5 [Script] Add openfpga task for non-adder k4 arch 2020-10-24 11:49:41 -06:00
tangxifan eaf5ba6074 [Arch] Add openfpga arch for non-adder k4 vpr arch 2020-10-24 11:44:41 -06:00
tangxifan bd834d4086 [Arch] Add a simplified k4 architecture without hard adders 2020-10-24 11:37:04 -06:00
tangxifan 935ea038c0 [Script] Minor format fix 2020-10-15 10:00:50 -06:00
tangxifan 298f259064 [Script] Add openfpga task run to setup script 2020-10-15 09:49:46 -06:00
tangxifan 7193eeef88
Merge pull request #2 from LNIS-Projects/xt_dev 
Xt dev
 2020-10-14 22:15:36 -06:00
tangxifan 1bb69dc72f [Documentation] Update frontpage readme for the usage of setup scripts 2020-10-14 11:15:40 -06:00
tangxifan 66b3710d53 [Script] Improve setup script to auto setup the openfpga task-run 2020-10-14 11:06:37 -06:00
tangxifan beb217854e [Documentation] Update frontpage README for guidelines 2020-10-14 09:50:37 -06:00
tangxifan b466a1394d [Script] Add openfpga task run scripts for new architecture 2020-10-14 09:24:00 -06:00
tangxifan 5e6a6d1e53 [Architecture] Add a set of openfpga architectures using different Skywater Foundry standard cells 2020-10-14 09:11:05 -06:00
tangxifan 28b56d2462 [Script] Update openfpga shell script and tasks for customized fabric netlist location 2020-10-12 14:43:50 -06:00
tangxifan 0d031cf868 [Script] Add openfpga task for sdc generation and nda sclib FPGA 2020-10-10 20:20:44 -06:00
tangxifan 798e26e958 [Script] Add openfpga sdc generation script 2020-10-10 20:16:10 -06:00
tangxifan 14050bba26 [Architecture] Add OpenFPGA architecture which is binded to the open-source ms sclib 2020-10-10 19:16:35 -06:00
tangxifan f23caebf1a [Documentation] Add PDK README 2020-10-10 17:49:04 -06:00
tangxifan 241221959a [Script] Bug fix in task config file 2020-10-10 11:41:51 -06:00
tangxifan 3479502ab7 [Script] Update task template for testbench generation 2020-10-10 11:32:52 -06:00
tangxifan abe56ce2c2 [Script] Rename openfpga task directory to avoid name conflicts in OpenFPGA task directory 2020-10-10 11:06:28 -06:00
tangxifan 0557ee2928
Merge pull request #1 from LNIS-Projects/xt_dev 
Documentation addition
 2020-10-09 22:48:50 -06:00
tangxifan 38218abeda [Script] Narrow down file modification to XML files 2020-10-09 22:47:32 -06:00
tangxifan d963fcab2b [Documentation] Format README 2020-10-09 22:41:04 -06:00
tangxifan 1b0fbed707 [Documentation] Format README 2020-10-09 22:37:39 -06:00