| .. |
|
build_decoder_modules.cpp
|
add runtime profiling to module graph builders
|
2019-10-27 19:10:21 -06:00 |
|
build_decoder_modules.h
|
add decoder module builders
|
2019-10-18 21:01:10 -06:00 |
|
build_device_module.cpp
|
bug fixed for using standard cells
|
2019-11-05 17:19:57 -07:00 |
|
build_device_module.h
|
rename files to be clear
|
2019-10-27 20:12:48 -06:00 |
|
build_essential_modules.cpp
|
clean up the support for std cells
|
2019-11-05 17:32:05 -07:00 |
|
build_essential_modules.h
|
bug fixed for using standard cells
|
2019-11-05 17:19:57 -07:00 |
|
build_grid_modules.cpp
|
use prefix instead of lib_name when building modules, then use lib_name for standard cell modules
|
2019-11-05 15:41:59 -07:00 |
|
build_grid_modules.h
|
add grid module generation
|
2019-10-22 16:14:11 -06:00 |
|
build_lut_modules.cpp
|
use prefix instead of lib_name when building modules, then use lib_name for standard cell modules
|
2019-11-05 15:41:59 -07:00 |
|
build_lut_modules.h
|
add lut module generation and simplify Verilog generation codes
|
2019-10-21 17:54:15 -06:00 |
|
build_memory_modules.cpp
|
use prefix instead of lib_name when building modules, then use lib_name for standard cell modules
|
2019-11-05 15:41:59 -07:00 |
|
build_memory_modules.h
|
add grid module generation
|
2019-10-22 16:14:11 -06:00 |
|
build_module_graph_utils.cpp
|
clean up the support for std cells
|
2019-11-05 17:32:05 -07:00 |
|
build_module_graph_utils.h
|
add instance name correlation between module and bitstream generation
|
2019-10-25 13:06:48 -06:00 |
|
build_mux_modules.cpp
|
use prefix instead of lib_name when building modules, then use lib_name for standard cell modules
|
2019-11-05 15:41:59 -07:00 |
|
build_mux_modules.h
|
plug in MUX module graph generation, still local encoders contain dangling net, bug fixing
|
2019-10-21 00:00:30 -06:00 |
|
build_routing_modules.cpp
|
fixing bug for heterogeneous FPGAs
|
2019-11-06 11:19:17 -07:00 |
|
build_routing_modules.h
|
refactored routing module generation and verilog writing
|
2019-10-23 11:46:55 -06:00 |
|
build_top_module.cpp
|
fixing bug for heterogeneous FPGAs
|
2019-11-06 11:19:17 -07:00 |
|
build_top_module.h
|
add top module generation and refactored verilog generation for top module
|
2019-10-23 12:16:58 -06:00 |
|
build_top_module_directs.cpp
|
bug fixed for clb2clb direct connection
|
2019-11-05 17:41:21 -07:00 |
|
build_top_module_directs.h
|
start developing module graph builders
|
2019-10-18 20:02:02 -06:00 |
|
build_top_module_memory.cpp
|
fixing bug for heterogeneous FPGAs
|
2019-11-06 11:19:17 -07:00 |
|
build_top_module_memory.h
|
add configurable child list to module manager
|
2019-10-23 15:44:13 -06:00 |
|
build_wire_modules.cpp
|
bug fixed for using standard cells
|
2019-11-05 17:19:57 -07:00 |
|
build_wire_modules.h
|
bug fixed for using standard cells
|
2019-11-05 17:19:57 -07:00 |
aac4ccb279