| .. |
|
simulation_info_writer.cpp
|
now make ini file generation more flexible: user can specify a name or use the default name
|
2019-11-13 12:55:57 -07:00 |
|
simulation_info_writer.h
|
remove unused variable in sim info writer
|
2019-11-02 16:35:32 -06:00 |
|
verilog_api.cpp
|
refactored all the new functions to new source files, ready to delete legacy codes
|
2019-12-04 15:38:42 -07:00 |
|
verilog_api.h
|
deleting legacy codes: fpga_verilog top-level function
|
2019-12-04 15:55:16 -07:00 |
|
verilog_auxiliary_netlists.cpp
|
refactoring Verilog simulation flag generations
|
2019-11-05 13:45:11 -07:00 |
|
verilog_auxiliary_netlists.h
|
refactoring Verilog simulation flag generations
|
2019-11-05 13:45:11 -07:00 |
|
verilog_decoders.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_decoders.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_essential_gates.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_essential_gates.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_formal_random_top_testbench.cpp
|
refactored include netlist writer
|
2019-11-04 20:55:30 -07:00 |
|
verilog_formal_random_top_testbench.h
|
remove legacy codes for Verilog formal verification testbench generation
|
2019-10-28 15:21:14 -06:00 |
|
verilog_global.c
|
Finish renaming SCFF to CCFF
|
2019-09-26 14:04:40 -06:00 |
|
verilog_global.h
|
reworked the ini writer
|
2019-11-01 20:25:01 -06:00 |
|
verilog_grid.cpp
|
remove legacy verilog utils functions
|
2019-12-04 18:02:26 -07:00 |
|
verilog_grid.h
|
add grid module generation
|
2019-10-22 16:14:11 -06:00 |
|
verilog_lut.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_lut.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_memory.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_memory.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_module_writer.cpp
|
remove redudant net source addition in cbs and sbs
|
2020-01-08 19:43:53 -07:00 |
|
verilog_module_writer.h
|
developing verilog writer for generic module graph
|
2019-10-10 20:09:55 -06:00 |
|
verilog_mux.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_mux.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_preconfig_top_module.cpp
|
use prefix instead of lib_name when building modules, then use lib_name for standard cell modules
|
2019-11-05 15:41:59 -07:00 |
|
verilog_preconfig_top_module.h
|
many bugs have been fixed
|
2019-10-30 15:50:42 -06:00 |
|
verilog_routing.cpp
|
remove legacy verilog utils functions
|
2019-12-04 18:02:26 -07:00 |
|
verilog_routing.h
|
remove legacy codes in FPGA-Verilog: routing block generation
|
2019-12-04 16:15:50 -07:00 |
|
verilog_submodule_utils.cpp
|
refactored all the new functions to new source files, ready to delete legacy codes
|
2019-12-04 15:38:42 -07:00 |
|
verilog_submodule_utils.h
|
refactored all the new functions to new source files, ready to delete legacy codes
|
2019-12-04 15:38:42 -07:00 |
|
verilog_submodules.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_submodules.h
|
remove legacy codes in FPGA-Verilog
|
2019-12-04 16:02:43 -07:00 |
|
verilog_testbench_utils.cpp
|
bring autocheck top testbench back to simulation deck, start testing
|
2019-11-04 15:35:04 -07:00 |
|
verilog_testbench_utils.h
|
bring autocheck top testbench back to simulation deck, start testing
|
2019-11-04 15:35:04 -07:00 |
|
verilog_top_module.cpp
|
single mode is working, multi-mode is under debugging
|
2019-10-29 22:32:36 -06:00 |
|
verilog_top_module.h
|
add top module generation and refactored verilog generation for top module
|
2019-10-23 12:16:58 -06:00 |
|
verilog_top_testbench.cpp
|
bug fixing for autocheck top testbench where clock port is not default names
|
2019-11-06 12:21:20 -07:00 |
|
verilog_top_testbench.h
|
bring autocheck top testbench back to simulation deck, start testing
|
2019-11-04 15:35:04 -07:00 |
|
verilog_wire.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_wire.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_writer_utils.cpp
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
|
verilog_writer_utils.h
|
refactored the Verilog header generation
|
2019-12-04 17:55:05 -07:00 |
2a3950470e