| .. |
|
verilog_api.c
|
fixed a critical bug when instanciating Connection blocks
|
2019-06-26 11:33:02 -06:00 |
|
verilog_api.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_autocheck_top_testbench.c
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
|
verilog_autocheck_top_testbench.h
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
|
verilog_compact_netlist.c
|
fixed a critical bug when instanciating Connection blocks
|
2019-06-26 11:33:02 -06:00 |
|
verilog_compact_netlist.h
|
fixed a critical bug when instanciating Connection blocks
|
2019-06-26 11:33:02 -06:00 |
|
verilog_decoder.c
|
fixed a bug in Verilog generator supporting SRAM5T
|
2019-06-13 14:42:39 -06:00 |
|
verilog_decoder.h
|
add explicit port mapping for inverters of memory decoders
|
2019-06-10 17:36:14 -06:00 |
|
verilog_formal_random_top_testbench.c
|
Update Testbenches to increase accuracy + commented compact routing option until debug
|
2019-06-26 10:01:12 -06:00 |
|
verilog_formal_random_top_testbench.h
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
|
verilog_formality_autodeck.c
|
cleaned unused variables
|
2019-05-13 14:45:02 -06:00 |
|
verilog_formality_autodeck.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_global.c
|
Division between horizontal and vertical analysis
|
2019-06-25 13:44:41 -06:00 |
|
verilog_global.h
|
Division between horizontal and vertical analysis
|
2019-06-25 13:44:41 -06:00 |
|
verilog_include_netlists.c
|
add explicit port mapping for inverters of memory decoders
|
2019-06-10 17:36:14 -06:00 |
|
verilog_include_netlists.h
|
add explicit port mapping for inverters of memory decoders
|
2019-06-10 17:36:14 -06:00 |
|
verilog_modelsim_autodeck.c
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_modelsim_autodeck.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_pbtypes.c
|
Avoid configuration bits for module wihch don't require them
|
2019-06-20 09:40:41 -06:00 |
|
verilog_pbtypes.h
|
support bus explicit port mapping to standard cells (for BRAMs)
|
2019-06-14 11:09:15 -06:00 |
|
verilog_primitives.c
|
fixing bugs in the SDC generator and report_timing
|
2019-06-26 18:09:09 -06:00 |
|
verilog_primitives.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_report_timing.c
|
keep fixing bugs in verilog SDC generator for tileable CBs
|
2019-06-26 22:58:52 -06:00 |
|
verilog_report_timing.h
|
updated bitstream to use new RRSwitchBlock as well as the report timing engine
|
2019-05-24 12:54:10 -06:00 |
|
verilog_routing.c
|
bug fixed for direct connection in CBs and direct connection in top netlist
|
2019-07-01 17:25:00 -06:00 |
|
verilog_routing.h
|
fixed the bug in determine passing wires for rr_gsb
|
2019-06-26 10:50:23 -06:00 |
|
verilog_sdc.c
|
keep fixing bugs in verilog SDC generator for tileable CBs
|
2019-06-26 22:58:52 -06:00 |
|
verilog_sdc.h
|
Division between horizontal and vertical analysis
|
2019-06-25 13:44:41 -06:00 |
|
verilog_sdc_pb_types.c
|
Break memories even in the clb sdc
|
2019-06-16 14:27:29 -06:00 |
|
verilog_sdc_pb_types.h
|
clean up warnings in SDC pb_type generator
|
2019-05-24 15:23:38 -06:00 |
|
verilog_submodules.c
|
Update Testbenches to increase accuracy + commented compact routing option until debug
|
2019-06-26 10:01:12 -06:00 |
|
verilog_submodules.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_tcl_utils.c
|
fixed a bug in SDC generator for constraining SBs in tileable arch
|
2019-06-26 17:06:14 -06:00 |
|
verilog_tcl_utils.h
|
fix bugs in finding the ending SB of a rr_node
|
2019-06-26 14:13:41 -06:00 |
|
verilog_top_netlist_utils.c
|
bug fixed for direct connection in CBs and direct connection in top netlist
|
2019-07-01 17:25:00 -06:00 |
|
verilog_top_netlist_utils.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
verilog_top_testbench.c
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
|
verilog_top_testbench.h
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
|
verilog_utils.c
|
fix a bug in formal verification port for memory bank configuration circuits
|
2019-06-13 15:33:13 -06:00 |
|
verilog_utils.h
|
add explicit port mapping for inverters of memory decoders
|
2019-06-10 17:36:14 -06:00 |
|
verilog_verification_top_netlist.c
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
|
verilog_verification_top_netlist.h
|
clean warnings
|
2019-05-24 16:48:08 -06:00 |
5b25bbb120