tangxifan dc320182b0 [Benchmark] Bug fix in the and2 eblif to cooperate with the architecture models		2021-02-02 15:04:43 -07:00
..
MCNC_Verilog	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00
mcnc_big20	add explicit port mapping support in testbenches; remove dangling ports in benchmarks	2019-11-02 23:03:47 -06:00
micro_benchmark	[Benchmark] Bug fix in the and2 eblif to cooperate with the architecture models	2021-02-02 15:04:43 -07:00
pipelined_8bit_adder	passing regression test on dpram benchmarks	2019-11-07 14:57:46 -07:00
test_modes	add single mode test case to regression test. debugging now	2019-10-28 15:57:17 -06:00