riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
6,131 Commits 70 Branches 8 Tags 105 MiB
Commit Graph

6131 Commits

Author SHA1 Message Date
github-actions[bot] bd7c86fd12 Updated Patch Count 2023-01-22 00:02:23 +00:00
tangxifan 808064c659
Merge pull request #1013 from lnis-uofu/repack_bug 
Fixed a bug in repack when only invisible routing sinks are …
 2023-01-21 11:00:32 -08:00
tangxifan 101bb40d40 [engine] code format 2023-01-20 21:52:32 -08:00
tangxifan 059f8ca112 [engine] fixed a bug in repack when only invisible routing sinks are found 2023-01-20 21:50:59 -08:00
tangxifan 2cbd836eff
Merge pull request #1011 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-19 16:04:43 -08:00
github-actions[bot] 8062accb93 Updated Patch Count 2023-01-20 00:02:14 +00:00
tangxifan 3667dd5e65
Merge pull request #1006 from lnis-uofu/local_rst 
Local Reset Support
 2023-01-19 16:01:42 -08:00
tangxifan 693404d1ac [engine] code format 2023-01-19 11:23:34 -08:00
tangxifan 3bcec24dca [engine] fixed a bug 2023-01-19 11:22:44 -08:00
tangxifan 2ba4249518 [engine] add black list for repacker to pick routing traces 2023-01-19 11:01:31 -08:00
tangxifan 16ba14f541
Merge branch 'master' into local_rst 2023-01-19 09:44:19 -08:00
tangxifan b69be407ca
Merge pull request #1009 from lnis-uofu/dependabot/submodules/yosys-plugins-cba5df6 
Bump yosys-plugins from `0a42ece` to `cba5df6`
 2023-01-19 09:44:06 -08:00
tangxifan 7a84ba5dc2
Merge pull request #1007 from lnis-uofu/dependabot/submodules/vtr-verilog-to-routing-caf364c 
Bump vtr-verilog-to-routing from `c8f5a65` to `caf364c`
 2023-01-19 09:43:29 -08:00
dependabot[bot] f65444e1da
Bump yosys-plugins from `0a42ece` to `cba5df6` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `0a42ece` to `cba5df6`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](0a42ece789...cba5df68aa)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-19 07:04:13 +00:00
dependabot[bot] 67fd379f2e
Bump vtr-verilog-to-routing from `c8f5a65` to `caf364c` 
Bumps [vtr-verilog-to-routing](https://github.com/verilog-to-routing/vtr-verilog-to-routing) from `c8f5a65` to `caf364c`.
- [Release notes](https://github.com/verilog-to-routing/vtr-verilog-to-routing/releases)
- [Commits](c8f5a653bf...caf364c820)

---
updated-dependencies:
- dependency-name: vtr-verilog-to-routing
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-19 07:04:01 +00:00
tangxifan f586229b97 [test] enable rst_on_lut benchmark 2023-01-18 19:45:41 -08:00
tangxifan b7a66705e0 [test] now use yosys_vpr flow; add rst_on_lut benchmark 2023-01-18 19:42:50 -08:00
tangxifan bc51be4863 [benchmark] syntax 2023-01-18 18:34:24 -08:00
tangxifan e974e5ddf7 [test] now allow to select vpr device layout for test cases that ignores global nets on regular CLB inputs 2023-01-18 18:31:36 -08:00
tangxifan acc905fa11 [arch] add support to route reset to LUTs 2023-01-18 18:22:37 -08:00
tangxifan 95dd4fd535 [test] deploy new test to basic regression tests 2023-01-18 18:17:53 -08:00
tangxifan 03273371c0 [test] add a new test to validate local reset 2023-01-18 18:17:14 -08:00
tangxifan c9e00b7abc [arch] add a new example arch that supports local reset 2023-01-18 18:05:52 -08:00
tangxifan b6ae829518 [benchmark] add a new benchmark to validate dff 2023-01-18 17:59:52 -08:00
tangxifan 7004605bb2
Merge pull request #1004 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-17 19:16:31 -08:00
tangxifan b3194cdcbc
Merge pull request #1003 from lnis-uofu/dependabot/submodules/yosys-plugins-0a42ece 
Bump yosys-plugins from `96150ae` to `0a42ece`
 2023-01-17 19:16:13 -08:00
github-actions[bot] f8042a9144 Updated Patch Count 2023-01-18 00:02:28 +00:00
dependabot[bot] 8edff7df86
Bump yosys-plugins from `96150ae` to `0a42ece` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `96150ae` to `0a42ece`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](96150ae732...0a42ece789)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-17 07:03:46 +00:00
tangxifan 986e9c5c58
Merge pull request #1001 from lnis-uofu/dependabot/submodules/yosys-plugins-96150ae 
Bump yosys-plugins from `76b39f3` to `96150ae`
 2023-01-16 20:49:18 -08:00
dependabot[bot] 7d26b7d5a1
Bump yosys-plugins from `76b39f3` to `96150ae` 
Bumps [yosys-plugins](https://github.com/SymbiFlow/yosys-symbiflow-plugins) from `76b39f3` to `96150ae`.
- [Release notes](https://github.com/SymbiFlow/yosys-symbiflow-plugins/releases)
- [Commits](76b39f33ee...96150ae732)

---
updated-dependencies:
- dependency-name: yosys-plugins
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <support@github.com>
 2023-01-16 07:06:56 +00:00
tangxifan 55a7b60e49
Merge pull request #1000 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-15 16:03:44 -08:00
github-actions[bot] 87b256f31f Updated Patch Count 2023-01-16 00:02:19 +00:00
tangxifan 7eea4fbaf0
Merge pull request #999 from lnis-uofu/local_clk 
Example for Local Clock Support
 2023-01-15 15:26:55 -08:00
tangxifan 2c9593c1d4 [test] now use a new benchmark: discrete dffn to validate the clk gen locally feature 2023-01-15 13:09:40 -08:00
tangxifan 13aed6fff5 [test] still commment verification out 2023-01-15 12:17:59 -08:00
tangxifan ac8c0e243c [core] code format 2023-01-15 12:13:59 -08:00
tangxifan cab7e04901 [core] fixed a bug in repacker to avoid routing constrained nets 2023-01-15 12:13:12 -08:00
tangxifan 758cc7a089 [test] debugging 2023-01-15 11:44:48 -08:00
tangxifan aeb54e7404
Merge branch 'master' into local_clk 2023-01-14 23:13:06 -08:00
tangxifan 14bb76ec87 [test] remove verification steps for new test but leave a todo 2023-01-14 23:06:54 -08:00
tangxifan 2a0e512ac9 [code] format 2023-01-14 23:05:42 -08:00
tangxifan 4242c39b01 [core] fixed a bug in handling design constraints in repack 2023-01-14 23:05:04 -08:00
tangxifan 297092f1fe [arch] now use a local clock as an input of a CLB 2023-01-14 22:12:00 -08:00
tangxifan eeca302bf4
Merge pull request #998 from lnis-uofu/patch_update 
Pulling refs/heads/master into master
 2023-01-14 20:32:42 -06:00
github-actions[bot] 6a1788f0bf Updated Patch Count 2023-01-15 00:02:19 +00:00
tangxifan 5aa85d82e6 [test] deploy the new test to basic regression tests 2023-01-13 22:07:45 -08:00
tangxifan 9222d085cd [test] now use local clock as one of the pins in a clock bus, but connected to global routing 2023-01-13 22:04:56 -08:00
tangxifan 26f71656de [test] update pin constraints 2023-01-13 21:12:18 -08:00
tangxifan 1b06916e57 Merge branch 'master' of github.com:lnis-uofu/OpenFPGA into local_clk 2023-01-13 20:46:56 -08:00
tangxifan 9e462d96e0 [arch] now use a dedicated input for locally generated clock signals 2023-01-13 20:46:04 -08:00