Commit Graph

38 Commits

Author SHA1 Message Date
tangxifan ab1b1b7e02 add XML writer for technology library 2020-01-17 20:02:56 -07:00
tangxifan 8f2936af54 finish XML parser for technology library 2020-01-17 17:43:55 -07:00
tangxifan e54760c677 add XML parsing for transistors and RRAM parameters in technology library 2020-01-17 17:32:42 -07:00
tangxifan d48a888804 add XML parsing for design parameters in technology library 2020-01-17 17:22:09 -07:00
tangxifan de0bcc96fb add missing file about XML parsers for technology library 2020-01-17 17:16:32 -07:00
tangxifan d58186507c add XML parsing for device model library settings 2020-01-17 17:15:58 -07:00
tangxifan 88a96673e3 rename some methods in technology library and start building associated XML parser 2020-01-17 16:44:57 -07:00
tangxifan d4b5171fa2 add comments to technology library 2020-01-17 15:31:44 -07:00
tangxifan 313922f03f add internal linker to technology library 2020-01-17 15:04:00 -07:00
tangxifan edaaa00c1d added mutators for technology library 2020-01-17 14:46:09 -07:00
tangxifan 6b703a4fc5 add accessors to technology library data structure 2020-01-17 13:34:32 -07:00
tangxifan 771f2d9c37 developing data structure TechnologyLibrary to store technology-related information 2020-01-17 10:17:15 -07:00
tangxifan aa070b2a41 further clean-up sample arch.xml 2020-01-17 09:38:35 -07:00
tangxifan 95edd3c091 clean up the sample arch 2020-01-16 20:52:47 -07:00
tangxifan f7a7c56366 move OpenFPGAArch to openfpga namespace 2020-01-16 20:22:56 -07:00
tangxifan d6adfa0821 add XML parsing for delay matrix and wire parasitics for circuit library 2020-01-16 20:14:39 -07:00
tangxifan 2e0ce78054 add XML writing for buffers in circuit library 2020-01-16 17:21:41 -07:00
tangxifan 9ba42cd540 add XML writer for circuit ports 2020-01-16 16:05:11 -07:00
tangxifan 0304d723c0 add XML writer for design technology of a circuit model 2020-01-16 14:45:41 -07:00
tangxifan 3ace7f8ef7 move generic data structures to openfpgautil library 2020-01-16 13:26:55 -07:00
tangxifan d232391250 developed XML writer for circuit library and start porting functions to openfpgautil library 2020-01-16 12:32:29 -07:00
tangxifan e282f813bc rename circuit settings to openfpga arch and update sample architecture 2020-01-15 20:28:04 -07:00
tangxifan 264dc8458d add XML parsing for delay matrix in circuit model 2020-01-15 20:21:53 -07:00
tangxifan 602d0bde4c add XML parsing for wire parasitics in circuit model 2020-01-15 19:54:57 -07:00
tangxifan 999c364b25 added XML parsing for circuit model ports 2020-01-15 17:29:49 -07:00
tangxifan c20e1d48d2 added XML parsing for pass-gate-logic in circuit models 2020-01-15 15:49:02 -07:00
tangxifan a9b122d584 add XML parsing for buffer models in circuit library 2020-01-15 15:27:49 -07:00
tangxifan 35d6c9661b Finish the first version of XML parser for design technology of circuit models 2020-01-14 16:24:27 -07:00
tangxifan 5937ffc809 add XML parsing for buffer/pass-gate-logic -related properties 2020-01-14 15:44:24 -07:00
tangxifan 56113e1aab adding XML parsing for design tech of circuit model 2020-01-14 14:10:00 -07:00
tangxifan 2692d0fc35 adding XML parsing for SPICE and Verilog netlist for each circuit model 2020-01-14 08:45:27 -07:00
tangxifan 82d83ddceb reorganized the read XML openfpga arch 2020-01-14 08:33:48 -07:00
tangxifan ca3ca14cc7 fixed bugs in XML when parsing circuit model types 2020-01-13 21:52:13 -07:00
tangxifan db503ffebf add openfpga read xml executable and start min unit test 2020-01-13 21:05:58 -07:00
tangxifan d6c69ea7c6 developing XML parser for circuit model name and type 2020-01-12 23:45:51 -07:00
tangxifan e2f641fdb3 add example architecture for openfpga and developing XML parser 2020-01-12 22:39:38 -07:00
tangxifan 2e986608ba initial commit on parser for reading openfpga arch xml 2020-01-12 21:33:28 -07:00
tangxifan 48ecb6e48b immigrate XML parser for circuit_lib to library readarchopenfpga 2020-01-12 18:11:00 -07:00