AurelienUoU
|
8e38aa6019
|
Merge with heterogeneous for unfracturable LUT bug fix
|
2019-08-14 10:10:27 -06:00 |
AurelienUoU
|
40b7f1cc53
|
Merge remote-tracking branch 'origin/dev' into heterogeneous
|
2019-07-29 11:45:23 -06:00 |
AurelienUoU
|
ef600bc63f
|
Save workspace
|
2019-07-12 15:57:41 -06:00 |
AurelienUoU
|
8366f9e7b7
|
Update tutorial
|
2019-07-08 16:18:08 -06:00 |
Ganesh Gore
|
443a73954f
|
Removed all local files
+ Removed local configurations and scripts from previous commit
|
2019-07-03 14:26:06 -06:00 |
Ganesh Gore
|
57ad71438b
|
Merging ganesh_dev to dev
- Added spice_tool option in fpga_flow
- Some local customization
|
2019-07-03 13:39:52 -06:00 |
Ganesh Gore
|
54f6ca2687
|
Added lattice benchmark settings
|
2019-07-01 11:07:23 -06:00 |
tangxifan
|
c54f3905d5
|
fixed broken fpga flow
|
2019-06-28 13:07:04 -06:00 |
AurelienUoU
|
b4c97f86a3
|
Change benchmarks clock name to avoid yosys blif generation issue (adding a clock) + execute pro_blif.pl to correct ace's blif output issue on latches
|
2019-05-21 17:24:06 -06:00 |
AurelienUoU
|
df8bb0db1a
|
Add MCNC Benchmarks netlists generation to travis regression test
|
2019-05-17 15:22:04 -06:00 |