tangxifan
|
253422e7b7
|
[Tool] Bugfix due to refactoring
|
2021-04-17 19:27:03 -06:00 |
|
tangxifan
|
02ca51d84b
|
[Tool] Reorganize functions in full testbench generator to avoid big-chunk codes
|
2021-04-17 17:45:50 -06:00 |
|
tangxifan
|
d95a1e2776
|
[Tool] Encapulate search function in PinConstraint data structure
|
2021-04-17 17:31:55 -06:00 |
|
tangxifan
|
da619fabe7
|
[Tool] FPGA-Verilog testbench generator accepts pin constraints in full testbench
|
2021-04-17 17:19:34 -06:00 |
|
tangxifan
|
03a709dce9
|
Merge branch 'master' into dff_techmap
|
2021-04-17 16:20:55 -06:00 |
|
tangxifan
|
6e1b58f8a6
|
[Tool] Update FPGA-Verilog testbench generator to accept pin constraints to non-clock global ports
|
2021-04-17 15:05:22 -06:00 |
|
tangxifan
|
7018073e28
|
[Script] Update openfpga shell script w/o ace usage to adapt pin constraint files
|
2021-04-17 15:04:51 -06:00 |
|
tangxifan
|
da95da933b
|
[Test] Add pin constraint file to map reset to correct FPGA pins
|
2021-04-17 15:04:26 -06:00 |
|
tangxifan
|
64b2700979
|
Merge branch 'master' into tutorials
|
2021-04-17 10:19:30 -06:00 |
|
tangxifan
|
8c5eb5e1d7
|
Merge pull request #291 from lnis-uofu/dff_techmap
Support DFF with asynchronous reset in tech mapping
|
2021-04-16 21:52:22 -06:00 |
|
tangxifan
|
e3dafe99da
|
[Arch] Revert to old version arch due to editing by mistake
|
2021-04-16 20:58:32 -06:00 |
|
tangxifan
|
c020333512
|
Merge branch 'master' into dff_techmap
|
2021-04-16 20:54:28 -06:00 |
|
tangxifan
|
7172fc9ea1
|
[Test] Patch test for architecture using asynchronous DFFs
|
2021-04-16 20:48:37 -06:00 |
|
tangxifan
|
0a15f366cb
|
[HDL] Patch dff models used in yosys tech map
|
2021-04-16 20:48:15 -06:00 |
|
tangxifan
|
16e02ef485
|
[Arch] patch architectures to be consistent with port mapping of custom DFF in yosys script
|
2021-04-16 20:47:39 -06:00 |
|
tangxifan
|
1c2f91b7e6
|
[Script] Patch yosys script with dff tech map
|
2021-04-16 20:47:18 -06:00 |
|
tangxifan
|
2666726f36
|
[Script] Remove clock routing from example openfpga shell script without ace
|
2021-04-16 20:46:49 -06:00 |
|
tangxifan
|
23d08757cf
|
[Script] Add example script without using ACE2
|
2021-04-16 20:20:10 -06:00 |
|
tangxifan
|
bbdc0e53af
|
[Benchmark] Add 8-bit counter benchmark using asynchronous reset to test fracff architectures
|
2021-04-16 20:14:48 -06:00 |
|
tangxifan
|
b11d03f9c5
|
[Test] Deploy new test to CI
|
2021-04-16 20:01:40 -06:00 |
|
tangxifan
|
93be81abe1
|
[Test] Add test case for architecture using DFF with reset
|
2021-04-16 20:00:48 -06:00 |
|
tangxifan
|
5414a6a3da
|
[Script] Add yosys script with custom DFF tech mapping
|
2021-04-16 20:00:30 -06:00 |
|
tangxifan
|
4239bb4e68
|
[Arch] Patch architecture files using multi-mode DFFs
|
2021-04-16 19:59:55 -06:00 |
|
tangxifan
|
f2f7f010ea
|
[Arch] Add new architectures using DFF with reset in VPR
|
2021-04-16 19:26:18 -06:00 |
|
tangxifan
|
64294ae4eb
|
[Doc] Update README for architecture files due to new architecture features
|
2021-04-16 19:25:54 -06:00 |
|
tangxifan
|
71df9700ea
|
Merge pull request #290 from lnis-uofu/iwls2005
[WIP] Add opencore RTLs from IWLS 2005 benchmarks
|
2021-04-16 17:41:05 -06:00 |
|
tangxifan
|
ff4460695b
|
[HDL] Add dff tech map files for yosys
|
2021-04-16 17:00:55 -06:00 |
|
tangxifan
|
e46c6e75a3
|
[Benchmark] Add missing RTL for IWLS2005 benchmarks
|
2021-04-16 16:50:41 -06:00 |
|
tangxifan
|
f395ed2718
|
[Test] Deploy iwls tests to CI
|
2021-04-16 16:13:46 -06:00 |
|
tangxifan
|
87587bbb74
|
[Test] Add iwls2005 benchmarks to regression tests
|
2021-04-16 16:12:05 -06:00 |
|
tangxifan
|
1566a5558a
|
[Test] Add task configuration file for iwls2005
|
2021-04-16 16:10:31 -06:00 |
|
tangxifan
|
43bf016576
|
[Script] Add example openfpga shell script for iwls benchmark
|
2021-04-16 16:09:47 -06:00 |
|
tangxifan
|
26d3b5a954
|
[Benchmark] Reorganize iwls2005 benchmark: separate the location of rtl and testbenches
|
2021-04-16 16:08:58 -06:00 |
|
tangxifan
|
86ad572530
|
[Benchmark] Add opencore RTLs from IWLS 2005 benchmarks
|
2021-04-16 14:27:54 -06:00 |
bbleaptrot
|
410c6a12ff
|
Update figures to be more accurate and clean
|
2021-04-16 11:46:12 -06:00 |
|
bbleaptrot
|
221822f0f0
|
update figures to correctly display out ports
|
2021-04-16 11:33:01 -06:00 |
|
bbleaptrot
|
423d814730
|
Update to include new figures
|
2021-04-13 16:04:20 -06:00 |
|
bbleaptrot
|
eff784e77b
|
Upload new figures for spypad tutorial
|
2021-04-13 15:53:51 -06:00 |
|
bbleaptrot
|
46f60d0704
|
Provide more explanation in Pre-Built Spypads
|
2021-04-12 18:10:36 -06:00 |
|
bbleaptrot
|
0606479bf8
|
Edit figures to better fit page
|
2021-04-12 17:53:31 -06:00 |
|
bbleaptrot
|
bb5cd1de47
|
Update to fix :numref: error example figure
|
2021-04-12 17:09:16 -06:00 |
|
bbleaptrot
|
a0b01dccc7
|
Update spypads_tutorial.rst to address comments
Add links to github OpenFPGA architecture files, reference fig_gpout_ports, instead of emphasize lines switch to numbering the important lines
|
2021-04-12 17:02:56 -06:00 |
|
bbleaptrot
|
64e8e623a5
|
Update to fix links to proper syntax
|
2021-04-12 16:14:00 -06:00 |
|
bbleaptrot
|
bad49cdb75
|
Update to change Spypads to spypads
|
2021-04-12 16:07:38 -06:00 |
|
bbleaptrot
|
1744ce594e
|
Rename Spypads_tutorial.rst to spypads_tutorial.rst
|
2021-04-12 16:06:44 -06:00 |
|
tangxifan
|
6dea269018
|
Merge branch 'master' into tutorials
|
2021-04-12 15:10:25 -06:00 |
|
bbleaptrot
|
90df365259
|
Fix a spacing issue on line 250
|
2021-04-12 14:21:53 -06:00 |
|
bbleaptrot
|
198882da89
|
Update link to From Verilog to Verification
|
2021-04-12 14:20:40 -06:00 |
|
bbleaptrot
|
b176ca6c0c
|
Update to improve readability
|
2021-04-12 14:13:41 -06:00 |
|
bbleaptrot
|
a2c2b634e6
|
Update link for _user_defined_template.v
This ensures it goes to the correct page after pull request 274 no longer works
|
2021-04-12 14:00:54 -06:00 |