Commit Graph

19 Commits

Author SHA1 Message Date
tangxifan 59edd49862 refactored CMOS MUX buffering 2019-09-06 16:39:34 -06:00
tangxifan bc9d95408e bug fixed and refactored intermediate buffer addition 2019-09-05 16:09:28 -06:00
tangxifan e623c19055 implementing mux Verilog generation. Bugs detected, fixing ongoing 2019-09-04 23:54:53 -06:00
tangxifan fde9c8b4ec add frac_lut outputs to mux_graph generation 2019-09-03 23:19:24 -06:00
tangxifan b6bb433edc bug fixing for datapath mux size in Verilog generation 2019-09-03 18:09:21 -06:00
tangxifan 4d183a3fe4 start developing mux Verilog module generation 2019-09-03 16:59:03 -06:00
tangxifan d2d750a15c debugged rram mux branch Verilog generation 2019-09-02 16:21:29 -06:00
tangxifan 395bf4fbdf refactored rram mux generation 2019-09-02 14:30:18 -06:00
tangxifan f04565386f refactored behavioral mux branch verilog generation 2019-08-27 18:39:25 -06:00
tangxifan ab6f1a5461 add mux output ids for mux_graph 2019-08-26 21:21:50 -06:00
tangxifan c43fabb43c developed verilog instance writer. refactoring on mux ongoing 2019-08-25 10:31:45 -06:00
tangxifan fe7dfd59c3 Merge branch 'refactoring' of https://github.com/LNIS-Projects/OpenFPGA into refactoring 2019-08-24 23:54:37 -06:00
tangxifan 63f40f48fa develop and plug mux_lib_builder, refactoring the mux submodule generation 2019-08-24 19:23:33 -06:00
tangxifan 39853408dd add recursive global port searching for circuit library 2019-08-23 20:23:41 -06:00
tangxifan 37a092e885 add recursive global port searching for circuit library 2019-08-23 16:36:30 -06:00
tangxifan 7b0c55ce15 try to reduce precision in timing assignment of Verilog netlist (travis iverilog was not happy) 2019-08-21 22:45:48 -06:00
tangxifan 9c43b1b753 complete refacotriing the inv and buf part in submodules 2019-08-21 14:54:05 -06:00
tangxifan a40e5c91ca refactored power-gate inverter 2019-08-20 21:56:55 -06:00
tangxifan 19472ace4e renaming files 2019-08-20 21:01:38 -06:00