Commit Graph

5389 Commits

Author SHA1 Message Date
tangxifan 68f5a9dc44
Merge pull request #324 from lnis-uofu/testbench_external_bitstream
Support memory bank configuration protocol in bitstream writer and full testbench that reads external bitstream file
2021-06-07 21:18:43 -06:00
tangxifan 9808b61b36 [Tool] Bug fix on the unfit vector size of bit index register in Verilog testbench in some cases 2021-06-07 20:06:39 -06:00
tangxifan 789be124a0 Merge branch 'testbench_external_bitstream' of https://github.com/LNIS-Projects/OpenFPGA into testbench_external_bitstream 2021-06-07 19:20:39 -06:00
tangxifan 5ecd975ec7 [Test] Bug fix 2021-06-07 19:20:10 -06:00
tangxifan 73fd9e2205
Merge branch 'master' into testbench_external_bitstream 2021-06-07 18:01:39 -06:00
tangxifan 54a53bc988 [Doc] Update documentation on the minor changes on bitstream file for memory bank protocol 2021-06-07 17:58:00 -06:00
tangxifan 9556f994b4 [Test] Use 'write_full_testbench' in all the memory bank -related test cases 2021-06-07 17:49:40 -06:00
tangxifan ba75c18378 [Tool] Now 'write_full_testbench' supports memory bank configuration protocol 2021-06-07 17:40:07 -06:00
tangxifan c680dd51ed
Merge pull request #323 from lnis-uofu/testbench_external_bitstream
Support frame-based configuration protocol in bitstream writer and full testbench that reads external bitstream file
2021-06-07 16:00:11 -06:00
tangxifan 1a5902ca74 [Tool] Bug fix in finding pruned bitstream for frame-based protocol when fast configuration is enabled 2021-06-07 14:32:56 -06:00
tangxifan 0fee741008 [Doc] Update documentation on the minor changes on fabric bitstream file format 2021-06-07 14:22:35 -06:00
tangxifan 732a1feaa4
Merge branch 'master' into testbench_external_bitstream 2021-06-07 14:04:47 -06:00
tangxifan a67196178e [Test] Now use 'write_full_testbench' in configuration frame test cases 2021-06-07 13:58:15 -06:00
tangxifan af298de121 [Tool] Patch bugs in the full testbench writing using external bitstream file for frame-based configuration protocol 2021-06-07 13:53:32 -06:00
tangxifan d644b8f22d [Tool] Support external bitstream file when generating full testbench for frame-based decoder 2021-06-07 11:55:11 -06:00
tangxifan 7fb5c16b56
Merge pull request #321 from lnis-uofu/testbench_external_bitstream
Support fast configuration in bitstream writer and full testbench that reads external bitstream file
2021-06-04 21:34:51 -06:00
tangxifan 618b04568f [Tool] Remove unnecessary new line in bitstream file 2021-06-04 20:07:42 -06:00
tangxifan c30be6e95e [Doc] Update documentation about the fast configuration for write bitstream command 2021-06-04 20:00:28 -06:00
tangxifan cf7addb1a6 [Tool] Add heads to bitstream plain text file 2021-06-04 19:48:48 -06:00
tangxifan 27fa15603a [Tool] Patch test case due to changes in the template script 2021-06-04 18:17:47 -06:00
tangxifan 70fb3a85dc [Tool] Patch fast configuration in bitstream writing 2021-06-04 17:23:10 -06:00
tangxifan 49b971620e
Merge branch 'master' into testbench_external_bitstream 2021-06-04 16:49:41 -06:00
tangxifan d98be9f87b [Tool] Remove icarus requirement on vcd writing in Verilog testbenches; Since vcd writing commands are standard Verilog 2021-06-04 16:45:00 -06:00
tangxifan 6e69c2d70a [Tool] Patch fast configuration in full Verilog testbench generator 2021-06-04 16:34:55 -06:00
tangxifan e9fa44cc25 [Tool] Add fast configuration to the write bitstream command in example shell script 2021-06-04 16:24:56 -06:00
tangxifan 061f832429 [Tool] Enable fast configuration when writing fabric bitstream 2021-06-04 16:23:40 -06:00
tangxifan 059e74b4ef [Doc] Add --fast configuration option to documentation for 'write_full_testbench' 2021-06-04 15:17:00 -06:00
tangxifan 5f96d440ec [Test] Deploy 'write_full_testbench' openfpga shell script to multi-headed configuration chain with auto-tuned fast configuration 2021-06-04 11:48:05 -06:00
tangxifan ec203d3a5c [Test] Deploy 'write_full_testbench' openfpga shell script to all the fast configuration chain test cases 2021-06-04 11:35:23 -06:00
tangxifan 2068291de0 [Test] Now deploy the 'write_full_testbench' openfpga shell script to all the configuration chain test cases 2021-06-04 11:32:49 -06:00
tangxifan aa4e1f5f9a [Test] Update test case which uses write_full_testbench openfpga shell script 2021-06-04 11:29:43 -06:00
tangxifan f5e90c9467 [Script] Update openfpga shell script with fast configuration option 2021-06-04 11:28:10 -06:00
tangxifan 81048d3698 [Tool] Add option '--fast_configuration' to 'write_full_testbench' command 2021-06-04 11:26:39 -06:00
tangxifan 98308133c1 [Tool] Add configuration skip capability to top testbench which loads external bitstream file 2021-06-04 11:24:05 -06:00
tangxifan adb18d28b8 [Tool] Remove unused arguments 2021-06-04 10:37:28 -06:00
tangxifan f36425e5d0
Merge pull request #320 from lnis-uofu/testbench_external_bitstream
Preliminary support on full testbench generator using external bitstream file
2021-06-03 18:43:45 -06:00
tangxifan ebe30fc070 [Test] Deploy write full testbench to multi-head configuration chain test case 2021-06-03 17:08:33 -06:00
tangxifan 8fc90637e0 [Script] Update write_full_testbench example script to support custom device layout in VPR 2021-06-03 17:08:08 -06:00
tangxifan b83d8826fb [Doc] Update documentation on the testbench organization/waveforms 2021-06-03 16:54:13 -06:00
tangxifan 9bcaa820ae [Doc] Update documentation for the new command 'write_full_testbench' 2021-06-03 16:18:07 -06:00
tangxifan 1e9f6eb439 [Test] update configuration chain test to use new testbench 2021-06-03 15:53:27 -06:00
tangxifan 51ca62a464 [Script] Add example script for write_full_testbench command 2021-06-03 15:48:59 -06:00
tangxifan 67485269d3
Merge branch 'master' into testbench_external_bitstream 2021-06-03 15:46:25 -06:00
tangxifan ae6a46cd60 [Tool] Add a new command write_full_testbench which outputs self-testable full testbench which loads external bitstream file; Currently only support configuration chain without fast configuration technique 2021-06-03 15:41:11 -06:00
tangxifan ef3cbe708c
Merge pull request #317 from lnis-uofu/doc_patch
Patch FPGA-SDC to consider time unit in global port timing constraints
2021-06-03 13:20:56 -06:00
tangxifan 72bf5c2564
Merge branch 'master' into doc_patch 2021-05-27 10:28:43 -06:00
tangxifan 1fd399736d [Tool] Patch FPGA-SDC to consider time unit in global port timing constraints 2021-05-27 10:26:20 -06:00
tangxifan 537b73ba6e
Merge pull request #314 from lnis-uofu/doc_patch
Documentation update on example circuit models for data memories
2021-05-24 19:17:17 -06:00
tangxifan 16ae23f33e [Doc] Update notes about compilation guidelines 2021-05-24 16:26:59 -06:00
tangxifan 9b40e74e25 [Doc] Add example circuit models for multipliers and update technical highlight with links to the examples 2021-05-24 15:24:50 -06:00