2020-02-16 13:21:59 -06:00
|
|
|
#ifndef VERILOG_DECODERS_H
|
|
|
|
|
#define VERILOG_DECODERS_H
|
|
|
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
|
* Include header files that are required by function declaration
|
|
|
|
|
*******************************************************************/
|
|
|
|
|
#include <fstream>
|
|
|
|
|
#include <string>
|
|
|
|
|
#include <vector>
|
|
|
|
|
|
|
|
|
|
#include "circuit_library.h"
|
|
|
|
|
#include "mux_graph.h"
|
|
|
|
|
#include "mux_library.h"
|
2020-05-27 15:25:06 -05:00
|
|
|
#include "decoder_library.h"
|
2020-02-16 13:21:59 -06:00
|
|
|
#include "module_manager.h"
|
2020-04-23 21:42:11 -05:00
|
|
|
#include "netlist_manager.h"
|
2020-02-16 13:21:59 -06:00
|
|
|
|
|
|
|
|
/********************************************************************
|
|
|
|
|
* Function declaration
|
|
|
|
|
*******************************************************************/
|
|
|
|
|
|
|
|
|
|
/* begin namespace openfpga */
|
|
|
|
|
namespace openfpga {
|
|
|
|
|
|
2020-02-16 17:35:26 -06:00
|
|
|
void print_verilog_submodule_mux_local_decoders(const ModuleManager& module_manager,
|
2020-04-23 21:42:11 -05:00
|
|
|
NetlistManager& netlist_manager,
|
2020-02-16 13:21:59 -06:00
|
|
|
const MuxLibrary& mux_lib,
|
|
|
|
|
const CircuitLibrary& circuit_lib,
|
|
|
|
|
const std::string& submodule_dir);
|
|
|
|
|
|
2020-05-27 15:25:06 -05:00
|
|
|
void print_verilog_submodule_arch_decoders(const ModuleManager& module_manager,
|
|
|
|
|
NetlistManager& netlist_manager,
|
|
|
|
|
const DecoderLibrary& decoder_lib,
|
|
|
|
|
const std::string& submodule_dir);
|
|
|
|
|
|
|
|
|
|
|
2020-02-16 13:21:59 -06:00
|
|
|
} /* end namespace openfpga */
|
|
|
|
|
|
|
|
|
|
#endif
|
