This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
ea50d96135
yosys
/
passes
History
Miodrag Milanovic
a8809989c4
ecp5_gsr -> lattice_gsr, change opt_lut_ins to accept lattice as tech
2023-08-22 10:50:11 +02:00
..
cmds
check: Also check for conflicts with constant drivers
2023-06-23 18:07:28 +02:00
equiv
Merge pull request
#3126
from georgerennie/equiv_make_assertions
2023-02-14 17:15:55 +01:00
fsm
add option to fsm_detect to ignore self-resetting
2023-01-30 16:12:53 +01:00
hierarchy
Small bugfix in uniquify pass
2022-12-21 10:41:48 +01:00
memory
memory_libmap: print additional debug messages when no valid mapping is found
2023-07-06 18:54:32 +02:00
opt
ecp5_gsr -> lattice_gsr, change opt_lut_ins to accept lattice as tech
2023-08-22 10:50:11 +02:00
pmgen
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
proc
proc_clean: only consider fully-defined switch operands too.
2023-08-12 02:46:31 +02:00
sat
sim: Bail if there are blackboxes in simulation
2023-07-20 21:01:03 +01:00
techmap
Merge pull request
#3838
from povik/various-cleanup
2023-07-24 16:24:23 +02:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00