riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

sim: Bail if there are blackboxes in simulation

This commit is contained in:
Martin Povišer 2023-07-19 16:57:49 +02:00 committed by Lofty
parent 51ef942547
commit f5485b59a9
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/sat/sim.cc
View File

@ -188,6 +188,10 @@ struct SimInstance
{
log_assert(module);
if (module->get_blackbox_attribute(true))
log_error("Cannot simulate blackbox module %s (instanced at %s).\n",
log_id(module->name), hiername().c_str());
if (parent) {
log_assert(parent->children.count(instance) == 0);
parent->children[instance] = this;