Eddie Hung 94a5f4e609 Rename shregmap -tech xilinx -> xilinx_dynamic		2019-06-04 14:34:36 -07:00
..
tests	Improved xilinx "bram1" test	2015-04-09 17:12:12 +02:00
.gitignore	Added support for initialized xilinx brams	2015-04-06 17:07:10 +02:00
Makefile.inc	Add mux_map.v for wide mux	2019-06-04 09:51:47 -07:00
abc.box	Add flops as blackboxes	2019-05-31 18:11:46 -07:00
abc.lut	Some more realistic delays...	2019-05-29 22:55:34 -07:00
arith_map.v	Instead of MUXCY/XORCY use CARRY4 (with timing)	2019-05-21 16:19:45 -07:00
brams.txt	Added read-enable to memory model	2015-09-25 12:23:11 +02:00
brams_bb.v	Add (* abc_flop_q *) to brams_bb.v	2019-06-04 11:53:51 -07:00
brams_init.py	Squelch trailing whitespace, including meta-whitespace	2018-03-11 16:03:41 +01:00
brams_map.v	Revert BRAM WRITE_MODE changes.	2019-03-04 09:22:22 -08:00
cells_map.v	Fix name clash	2019-06-04 09:56:36 -07:00
cells_sim.v	Typo	2019-06-03 20:21:41 -07:00
cells_xtra.sh	Typo	2019-05-28 09:36:01 -07:00
cells_xtra.v	Add whitebox support to DRAM	2019-05-23 08:58:57 -07:00
drams.txt	Add "min bits" and "min wports" to xilinx dram rules	2019-05-23 11:32:28 -07:00
drams_map.v	Xilinx DRAMS: RAM64X1D, RAM128X1D	2015-04-09 13:37:07 +02:00
ff_map.v	IS_C_INVERTED	2019-06-03 19:45:56 -07:00
lut_map.v	Changes required for VPR place and route synth_xilinx.	2019-03-01 12:02:27 -08:00
mux_map.v	Add mux_map.v for wide mux	2019-06-04 09:51:47 -07:00
synth_xilinx.cc	Rename shregmap -tech xilinx -> xilinx_dynamic	2019-06-04 14:34:36 -07:00