riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Clifford Wolf 9087ece97c OSX compatible creation of stdcells.inc, using code from github.com/Siesh1oo/yosys 
(see https://github.com/cliffordwolf/yosys/pull/28)
 		2014-03-11 14:52:37 +01:00
..
abc Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys 2014-03-11 14:24:24 +01:00
cmds Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys 2014-03-11 14:24:24 +01:00
fsm Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys 2014-03-11 14:24:24 +01:00
hierarchy Implemented read_verilog -defer 2014-02-13 13:59:13 +01:00
memory Fixed bug in collecting of RD_TRANSPARENT parameter in memory_collect 2014-02-08 19:13:19 +01:00
opt Fixed undef handling in opt_reduce 2014-03-06 14:18:34 +01:00
proc Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arst 2014-02-21 23:34:45 +01:00
sat Fixed bug in freduce command 2014-03-07 18:44:23 +01:00
techmap OSX compatible creation of stdcells.inc, using code from github.com/Siesh1oo/yosys 2014-03-11 14:52:37 +01:00