| .. |
|
tests
|
Improved xilinx "bram1" test
|
2015-04-09 17:12:12 +02:00 |
|
.gitignore
|
Added support for initialized xilinx brams
|
2015-04-06 17:07:10 +02:00 |
|
Makefile.inc
|
Merge remote-tracking branch 'origin/master' into xaig_dff
|
2019-08-20 17:36:14 -07:00 |
|
abc_map.v
|
Resolve TODO with pin assignments for SRL*
|
2019-09-04 15:47:36 -07:00 |
|
abc_model.v
|
xilinx to use abc_map.v with -max_iter 1
|
2019-08-20 19:47:11 -07:00 |
|
abc_unmap.v
|
xilinx to use abc_map.v with -max_iter 1
|
2019-08-20 19:47:11 -07:00 |
|
abc_xc7.box
|
Add comments
|
2019-09-02 12:22:15 -07:00 |
|
abc_xc7.lut
|
Simplify comment
|
2019-06-17 19:14:41 -07:00 |
|
abc_xc7_nowide.lut
|
Add _nowide variants of LUT libraries in -nowidelut flows
|
2019-06-26 10:23:29 -07:00 |
|
arith_map.v
|
Instead of MUXCY/XORCY use CARRY4 (with timing)
|
2019-05-21 16:19:45 -07:00 |
|
brams_init.py
|
synth_xilinx: Initial Spartan 6 block RAM inference support.
|
2019-07-11 14:45:48 +02:00 |
|
cells_map.v
|
Use abc_{map,unmap,model}.v
|
2019-08-20 12:39:11 -07:00 |
|
cells_sim.v
|
Remove trailing space
|
2019-08-30 16:44:11 -07:00 |
|
cells_xtra.py
|
move attributes to wires
|
2019-08-13 19:36:59 +00:00 |
|
cells_xtra.v
|
move attributes to wires
|
2019-08-13 19:36:59 +00:00 |
|
ff_map.v
|
xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ISE/Vivado.
|
2019-07-11 21:13:12 +02:00 |
|
lut_map.v
|
Really permute Xilinx LUT mappings as default LUT6.I5:A6
|
2019-06-18 11:48:48 -07:00 |
|
lutrams.txt
|
Work in progress for renaming labels/options in synth_xilinx
|
2019-07-18 14:20:43 -07:00 |
|
lutrams_map.v
|
Work in progress for renaming labels/options in synth_xilinx
|
2019-07-18 14:20:43 -07:00 |
|
mux_map.v
|
Change synth_xilinx's -nomux to -minmuxf <int>
|
2019-06-24 10:04:01 -07:00 |
|
synth_xilinx.cc
|
Merge branch 'eddie/xilinx_srl' into xaig_arrival
|
2019-08-28 15:31:48 -07:00 |
|
xc6s_brams.txt
|
synth_xilinx: Initial Spartan 6 block RAM inference support.
|
2019-07-11 14:45:48 +02:00 |
|
xc6s_brams_bb.v
|
move attributes to wires
|
2019-08-13 19:36:59 +00:00 |
|
xc6s_brams_map.v
|
RST -> RSTBRST for RAMB8BWER
|
2019-07-29 16:05:44 -07:00 |
|
xc7_brams.txt
|
synth_xilinx: Initial Spartan 6 block RAM inference support.
|
2019-07-11 14:45:48 +02:00 |
|
xc7_brams_bb.v
|
Merge remote-tracking branch 'origin/master' into xaig_arrival
|
2019-08-28 15:19:10 -07:00 |
|
xc7_brams_map.v
|
synth_xilinx: Initial Spartan 6 block RAM inference support.
|
2019-07-11 14:45:48 +02:00 |
aa1491add3