riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/quicklogic
History
Martin Povišer 22cc4aff51 quicklogic: Test TDP36K inference with initial data 2023-12-04 15:52:03 +01:00
..
common synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
pp3 synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
qlf_k6n10f quicklogic: Test TDP36K inference with initial data 2023-12-04 15:52:03 +01:00
.gitignore add dsp inference 2023-12-04 15:52:02 +01:00
Makefile.inc add example memory test 2023-12-04 15:52:03 +01:00
ql_bram_merge.cc add dsp inference 2023-12-04 15:52:02 +01:00
ql_bram_types.cc add dsp inference 2023-12-04 15:52:02 +01:00
ql_dsp_io_regs.cc ql_dsp_io_regs: Fix ID strings, constant detection 2023-12-04 15:52:03 +01:00
ql_dsp_macc.cc ql_dsp_macc: Tune DSP inference code 2023-12-04 15:52:02 +01:00
ql_dsp_macc.pmg ql_dsp_macc: Tune DSP inference code 2023-12-04 15:52:02 +01:00
ql_dsp_simd.cc ql_dsp_*: Clean up 2023-12-04 15:52:02 +01:00
synth_quicklogic.cc synth_quicklogic: Fix missing FF mapping 2023-12-04 15:52:03 +01:00