.. |
bitpattern.h
|
Removed unnecessary cast.
|
2015-09-01 12:40:36 +02:00 |
calc.cc
|
Fix mingw compile issue (2nd attempt)
|
2017-02-23 14:21:02 +01:00 |
cellaigs.cc
|
Fixes for OAI4 cell implementation
|
2019-04-23 17:54:00 +01:00 |
cellaigs.h
|
Fixed trailing whitespaces
|
2015-07-02 11:14:30 +02:00 |
celledges.cc
|
Renamed AbstractCellEdgesDatabase::add_cell() to add_edges_from_cell()
|
2016-07-25 16:39:25 +02:00 |
celledges.h
|
Consistent use of 'override' for virtual methods in derived classes.
|
2018-07-20 23:51:06 -07:00 |
celltypes.h
|
Rename satgen_algo.h -> algo.h, code cleanup and refactoring
|
2019-06-12 19:35:05 +02:00 |
consteval.h
|
Move ConstEvalAig to aigerparse.cc
|
2019-06-13 16:28:11 -07:00 |
cost.h
|
Refactor kernel/cost.h definition into cost.cc
|
2019-02-08 13:58:20 -08:00 |
driver.cc
|
fix codestyle formatting
|
2019-04-29 19:20:33 +09:00 |
hashlib.h
|
Add hashlib "<container>::element(int n)" methods
|
2019-03-14 22:04:42 +01:00 |
log.cc
|
Revert "Add log_checkpoint function and use it in opt_muxtree"
|
2019-07-15 08:35:48 -07:00 |
log.h
|
Revert "Add log_checkpoint function and use it in opt_muxtree"
|
2019-07-15 08:35:48 -07:00 |
macc.h
|
Import more std:: stuff into Yosys namespace
|
2015-10-25 19:30:49 +01:00 |
modtools.h
|
Consistent use of 'override' for virtual methods in derived classes.
|
2018-07-20 23:51:06 -07:00 |
register.cc
|
Add a few more filename rewrites
|
2019-06-20 10:27:59 -07:00 |
register.h
|
Consistent use of 'override' for virtual methods in derived classes.
|
2018-07-20 23:51:06 -07:00 |
rtlil.cc
|
SigSpec::extract to take negative lengths
|
2019-07-19 12:34:04 -07:00 |
rtlil.h
|
Merge remote-tracking branch 'origin/eddie/wreduce_add' into ice40dsp
|
2019-07-19 14:03:34 -07:00 |
satgen.h
|
Consistent use of 'override' for virtual methods in derived classes.
|
2018-07-20 23:51:06 -07:00 |
sigtools.h
|
SigMap performance improvement
|
2016-02-01 10:10:20 +01:00 |
utils.h
|
Fixed trailing whitespaces
|
2015-07-02 11:14:30 +02:00 |
yosys.cc
|
Clarify script -scriptwire doc
|
2019-07-08 19:21:21 -07:00 |
yosys.h
|
Optimize ceil_log2 function
|
2019-05-07 12:17:56 -05:00 |