This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
411acc4a0a
yosys
/
passes
History
andyfox-rushc
411acc4a0a
Fixed edge size cases for signed/unsigned booth generator
2023-09-08 13:41:31 -07:00
..
cmds
xprop: Fix polarity errors and generate hdlnames
2023-09-06 19:25:47 +02:00
equiv
Merge pull request
#3126
from georgerennie/equiv_make_assertions
2023-02-14 17:15:55 +01:00
fsm
add option to fsm_detect to ignore self-resetting
2023-01-30 16:12:53 +01:00
hierarchy
Small bugfix in uniquify pass
2022-12-21 10:41:48 +01:00
memory
memlib.md: Fix typo
2023-09-04 17:38:35 +02:00
opt
ecp5_gsr -> lattice_gsr, change opt_lut_ins to accept lattice as tech
2023-08-22 10:50:11 +02:00
pmgen
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
proc
proc_clean: only consider fully-defined switch operands too.
2023-08-12 02:46:31 +02:00
sat
sim: Add `-assert` option to fail on failed assertions
2023-09-05 10:46:04 +02:00
techmap
Fixed edge size cases for signed/unsigned booth generator
2023-09-08 13:41:31 -07:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00