yosys/techlibs/gatemate
Patrick Urban 2004a9ff4a gatemate: Add CC_FIFO_40K simulation model 2023-05-30 09:06:23 +02:00
..
.gitignore gatemate: Add LUT tree library script 2022-06-27 10:09:48 +01:00
Makefile.inc gatemate: Add LUT tree library script 2022-06-27 10:09:48 +01:00
arith_map.v synth_gatemate: Initial implementation 2021-11-13 21:53:25 +01:00
brams.txt gatemate: Fix minor issues with `memory_libmap` (#3343) 2022-05-27 23:35:26 +02:00
brams_init_20.vh synth_gatemate: Initial implementation 2021-11-13 21:53:25 +01:00
brams_init_40.vh synth_gatemate: Revise block RAM read modes and initialization 2021-11-13 21:53:25 +01:00
brams_map.v gatemate: Fix minor issues with `memory_libmap` (#3343) 2022-05-27 23:35:26 +02:00
cells_bb.v gatemate: Add CC_FIFO_40K simulation model 2023-05-30 09:06:23 +02:00
cells_sim.v gatemate: Add CC_FIFO_40K simulation model 2023-05-30 09:06:23 +02:00
gatemate_foldinv.cc Fix static initialization, fixes mingw build 2022-07-04 19:31:38 +02:00
inv_map.v gatemate: Add LUT tree library script 2022-06-27 10:09:48 +01:00
lut_map.v synth_gatemate: Initial implementation 2021-11-13 21:53:25 +01:00
make_lut_tree_lib.py gatemate: Add LUT tree library script 2022-06-27 10:09:48 +01:00
mul_map.v synth_gatemate: Rename multiplier factor parameters 2021-11-13 21:53:25 +01:00
mux_map.v synth_gatemate: Initial implementation 2021-11-13 21:53:25 +01:00
reg_map.v gatemate: Enable register initialization 2023-02-15 17:29:01 +01:00
synth_gatemate.cc gatemate: Enable register initialization 2023-02-15 17:29:01 +01:00