mirror of https://github.com/YosysHQ/yosys.git
92a5961fd3 | ||
---|---|---|
.. | ||
.gitignore | ||
Makefile | ||
README | ||
cy_cells.v | ||
generate.cc | ||
report.sh | ||
run-check.sh | ||
run-quartus.sh | ||
run-vivado.sh | ||
run-xst.sh | ||
xl_cells.v | ||
xl_cells_tb.v | ||
xl_cells_tb.ys |
README
================================ This is work under construction! ================================ This is going to be a collection of auto-generated test cases. The goal is to synthesize them with Yosys and Xilinx XST and perform formal equivialence checks using the Yosys SAT-based equivialence checker. This will hopefully reveal some bugs in both applications.. ;-) Simply run 'make' to generate all test cases and run all the tests. (Use 'make -j N' to use N parallel cores.)