riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3,785 Commits 75 Branches 48 Tags 61 MiB
Commit Graph

3785 Commits

Author SHA1 Message Date
Clifford Wolf 0881bbf2e7 Add state initval handling to btor back-end 2017-12-12 23:44:08 +01:00
Clifford Wolf f697282246 Add btor back-end support for 'x' constants 2017-12-12 21:48:55 +01:00
Clifford Wolf 2b6307547f Add SigSpec::is_fully_ones() 2017-12-12 21:48:31 +01:00
Clifford Wolf ca2adc30c9 Add warnings for driver-driver conflicts between FFs (and other cells) and constants 2017-12-12 17:13:27 +01:00
Clifford Wolf 82d1fd77de Add btor $shift/$shiftx support 2017-12-11 14:24:19 +01:00
Graham Edgecombe f93e6637aa Fix port names in SB_IO_OD 2017-12-10 15:33:38 +00:00
Graham Edgecombe 52ace35a73 Remove trailing comma from SB_IO_OD port list 
This isn't compatible with Icarus Verilog.
 2017-12-10 15:33:38 +00:00
Clifford Wolf cc119b5232 Fix btor back-end shift handling 2017-12-10 08:40:11 +01:00
Clifford Wolf 133a0f4978 Add support for $pmux in btor back-end 2017-12-10 08:11:08 +01:00
Clifford Wolf 83cf736309 Add support for more cell types to btor back-end 2017-12-10 07:16:47 +01:00
Clifford Wolf 8069118e6e Merge branch 'master' into btor-ng 2017-12-10 01:27:41 +01:00
Clifford Wolf ba90e08398 Add support for Verific PRIM_SVA_NOT properties 2017-12-10 01:10:03 +01:00
Clifford Wolf e4a4c0e10c Add Verific OPER_SVA_STABLE support 2017-12-10 00:59:44 +01:00
Clifford Wolf 27916105a9 Refactoring Verific SVA rewriter 2017-12-10 00:26:26 +01:00
Clifford Wolf 63343aeaaa Fix btor concat 2017-12-09 05:58:14 +01:00
Clifford Wolf fd83e3442d Merge branch 'master' into btor-ng 2017-12-09 05:26:02 +01:00
Clifford Wolf 50da3bdbcc
Merge pull request #467 from mithro/patch-1 
Fix spelling in -vpr help for synth_ice40
 2017-12-09 03:46:32 +01:00
Tim Ansell 3cc31f197c
Fix spelling in -vpr help for synth_ice40 2017-12-08 18:44:45 -08:00
Clifford Wolf 8f2638ae2f Use "hg ... --insecure" for cloning/pulling ABC 2017-12-03 06:11:11 +01:00
Clifford Wolf d5e6a73c8a Update ABC to hg rev 31fc97b0aeed 2017-12-02 21:24:12 +01:00
Clifford Wolf 8364f509e3 Fix error handling for nested always/initial 2017-12-02 18:52:05 +01:00
Clifford Wolf 68c6675130 Merge branch 'master' into btor-ng 2017-12-01 23:51:58 +01:00
Clifford Wolf 1f6e8f86c5
Merge pull request #462 from daveshah1/up5k 
Add remaining UltraPlus cells to ice40 techlib
 2017-11-28 15:53:53 +01:00
David Shah 5e8d1922a4 Add remaining UltraPlus cells to ice40 techlib 2017-11-28 11:07:49 +00:00
Clifford Wolf 10cb5172a3 Merge branch 'master' into btor-ng 2017-11-27 19:45:15 +01:00
Clifford Wolf da91b31bb2 Fixed "yosys-smtbmc -g" handling of no solution 2017-11-27 19:43:36 +01:00
Clifford Wolf b981e5aa69 Fixed "yosys-smtbmc -g" handling of no solution 2017-11-27 17:42:32 +01:00
Clifford Wolf c22d0e1f53
Merge pull request #460 from mithro/g3-fixes 
Bunch of small fixes
 2017-11-26 07:16:06 +01:00
Clifford Wolf 8dd59bd72e
Merge pull request #461 from mithro/travis-rework 
travis: Print branches before fetching, try both locations.
 2017-11-26 07:14:58 +01:00
Tim 'mithro' Ansell b24b600287 travis: Print branches before fetching, try both locations. 2017-11-25 20:55:39 -08:00
Tim 'mithro' Ansell 1b231b442c minisat: Make update script executable. 2017-11-25 19:48:26 -08:00
Tim 'mithro' Ansell 34c9fbab53 minisat: Only define __STDC_XXX_MACROS if not already defined. 
Replace;
 #define __STDC_LIMIT_MACROS
 #define __STDC_FORMAT_MACROS

With
 #ifndef __STDC_LIMIT_MACROS
 #define __STDC_LIMIT_MACROS
 #endif
 #ifndef __STDC_FORMAT_MACROS
 #define __STDC_FORMAT_MACROS
 #endif

This fixes a compile warning if you are defining these macros in your
CXXFLAGS (as some distros do).
 2017-11-25 19:48:26 -08:00
Tim 'mithro' Ansell 8d48b47450 minisat: Remove template with gzFile specialization. 
All the other gzFile functions have been removed but this template was
still left around.
 2017-11-25 19:48:26 -08:00
Tim 'mithro' Ansell 04802e93e8 subcircuit: Class with virtual methods should have virtual destructor. 
Fixes a compile warning.

* https://stackoverflow.com/questions/1123044/when-should-your-destructor-be-virtual
 2017-11-25 19:48:26 -08:00
Clifford Wolf 66f2d10822 Merge branch 'master' into btor-ng 2017-11-24 18:14:53 +01:00
Clifford Wolf e3a51b3e87 Bugfixes in new BTOR back-end 2017-11-24 18:13:41 +01:00
Clifford Wolf 203c2dae3c
Merge pull request #446 from mithro/travis-rework 
Reworking the Travis CI for Yosys.
 2017-11-24 06:49:15 +01:00
Tim 'mithro' Ansell bc8d40aa88 travis: Use the cache. 2017-11-24 15:45:45 +11:00
Tim 'mithro' Ansell 48fdabdcda travis: Adding gcc-4.8 and gcc-6 on Linux. 2017-11-24 15:45:45 +11:00
Tim 'mithro' Ansell d2850b5b80 travis: Reworking travis setup. 
* Move the code into scripts inside .travis directory.
 * Build on multiple compiler versions.

Fixes #442 - Make travis build pass
Fixes #441 - Fix git version information on travis build
Fixes #440 - Make travis cache the iverilog build
 2017-11-24 15:45:45 +11:00
Clifford Wolf 60d1129506 Progress in new BTOR back-end 2017-11-23 23:44:39 +01:00
Clifford Wolf b3d6b277ea Progress in new BTOR back-end 2017-11-23 18:50:10 +01:00
Clifford Wolf cc2495d48d Progress in new BTOR back-end 2017-11-23 18:14:53 +01:00
Clifford Wolf 388e7a7740 Merge branch 'master' into btor-ng 2017-11-23 09:00:22 +01:00
Clifford Wolf 494a6f7949 Merge branch 'master' of github.com:cliffordwolf/yosys 2017-11-23 08:57:55 +01:00
Clifford Wolf 777f2881d8 Add Verilog "automatic" keyword (ignored in synthesis) 2017-11-23 08:51:38 +01:00
Clifford Wolf e41dcaa759 Progress with new BTOR backend 2017-11-23 08:28:29 +01:00
Clifford Wolf 6ee305553a Add skeleton for new BTOR back-end 2017-11-23 06:38:57 +01:00
Clifford Wolf eceacdb9a3 Remove old BTOR back-end 2017-11-23 04:28:51 +01:00
Clifford Wolf 4782d59a3f
Merge pull request #455 from daveshah1/up5k 
Add UltraPlus specific cells to ice40 techlib
 2017-11-18 19:12:48 +01:00