riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add SigSpec::is_fully_ones()

This commit is contained in:
Clifford Wolf 2017-12-12 21:48:31 +01:00
parent 82d1fd77de
commit 2b6307547f
2 changed files with 16 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
kernel/rtlil.cc
View File

@ -3353,6 +3353,21 @@ bool RTLIL::SigSpec::is_fully_zero() const
return true;
}
bool RTLIL::SigSpec::is_fully_ones() const
{
cover("kernel.rtlil.sigspec.is_fully_ones");
pack();
for (auto it = chunks_.begin(); it != chunks_.end(); it++) {
if (it->width > 0 && it->wire != NULL)
return false;
for (size_t i = 0; i < it->data.size(); i++)
if (it->data[i] != RTLIL::State::S1)
return false;
}
return true;
}
bool RTLIL::SigSpec::is_fully_def() const
{
cover("kernel.rtlil.sigspec.is_fully_def");

1
kernel/rtlil.h
View File

@ -704,6 +704,7 @@ public:
bool is_fully_const() const;
bool is_fully_zero() const;
bool is_fully_ones() const;
bool is_fully_def() const;
bool is_fully_undef() const;
bool has_const() const;