riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/ice40/Makefile.inc

35 lines
1.3 KiB
PHP
Raw Normal View History

Added very first version of "synth_ice40"
2015-03-05 13:37:55 -06:00
OBJS += techlibs/ice40/synth_ice40.o
Added mapping of synchronous set/reset to iCE40 flow
2015-04-17 04:54:25 -05:00
OBJS += techlibs/ice40/ice40_ffssr.o
Added ice40_ffinit pass
2015-11-26 11:11:06 -06:00
OBJS += techlibs/ice40/ice40_ffinit.o
Added iCE40 const folding support for SB_CARRY
2015-04-27 01:38:14 -05:00
OBJS += techlibs/ice40/ice40_opt.o
Extract ice40_unlut pass from ice40_opt. Currently, `ice40_opt -unlut` would map SB_LUT4 to $lut and convert them back to logic immediately. This is not desirable if the goal is to operate on $lut cells. If this is desirable, the same result as `ice40_opt -unlut` can be achieved by running simplemap and opt after ice40_unlut.
2018-12-04 13:43:33 -06:00
OBJS += techlibs/ice40/ice40_unlut.o
Added very first version of "synth_ice40"
2015-03-05 13:37:55 -06:00
Initialization support for all iCE40 bram modes
2015-04-26 01:39:31 -05:00
GENFILES += techlibs/ice40/brams_init1.vh
GENFILES += techlibs/ice40/brams_init2.vh
GENFILES += techlibs/ice40/brams_init3.vh
EXTRA_OBJS += techlibs/ice40/brams_init.mk
.SECONDARY: techlibs/ice40/brams_init.mk
techlibs/ice40/brams_init.mk: techlibs/ice40/brams_init.py
Fixed Makefile rules for generated share files
2015-08-16 14:15:07 -05:00
$(Q) mkdir -p techlibs/ice40
Switched to Python 3
2015-08-22 02:59:25 -05:00
$(P) python3 $<
Verific build fixes
2015-05-17 01:19:52 -05:00
$(Q) touch techlibs/ice40/brams_init.mk
Initialization support for all iCE40 bram modes
2015-04-26 01:39:31 -05:00
techlibs/ice40/brams_init1.vh: techlibs/ice40/brams_init.mk
techlibs/ice40/brams_init2.vh: techlibs/ice40/brams_init.mk
techlibs/ice40/brams_init3.vh: techlibs/ice40/brams_init.mk
Added ice40 SB_CARRY support
2015-04-18 02:33:08 -05:00
$(eval $(call add_share_file,share/ice40,techlibs/ice40/arith_map.v))
Added very first version of "synth_ice40"
2015-03-05 13:37:55 -06:00
$(eval $(call add_share_file,share/ice40,techlibs/ice40/cells_map.v))
$(eval $(call add_share_file,share/ice40,techlibs/ice40/cells_sim.v))
Added synth_ice40 support for latches via logic loops
2016-05-06 16:02:37 -05:00
$(eval $(call add_share_file,share/ice40,techlibs/ice40/latches_map.v))
Added ice40 bram support
2015-04-23 17:06:50 -05:00
$(eval $(call add_share_file,share/ice40,techlibs/ice40/brams.txt))
$(eval $(call add_share_file,share/ice40,techlibs/ice40/brams_map.v))
Added very first version of "synth_ice40"
2015-03-05 13:37:55 -06:00
Fixed Makefile rules for generated share files
2015-08-16 14:15:07 -05:00
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init1.vh))
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init2.vh))
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init3.vh))