2020-05-13 12:11:45 -05:00
|
|
|
read_verilog -sv <<EOT
|
|
|
|
module Task_Test_Top
|
|
|
|
(
|
|
|
|
input a,
|
2020-05-25 12:07:58 -05:00
|
|
|
output reg b
|
2020-05-13 12:11:45 -05:00
|
|
|
);
|
|
|
|
|
|
|
|
task SomeTaskName(a);
|
|
|
|
b = ~a;
|
|
|
|
endtask
|
|
|
|
|
|
|
|
always @*
|
|
|
|
SomeTaskName(a);
|
|
|
|
|
|
|
|
assert property (b == ~a);
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
2024-01-22 10:44:05 -06:00
|
|
|
async2sync
|
2020-05-13 12:11:45 -05:00
|
|
|
sat -verify -prove-asserts
|
|
|
|
|
|
|
|
|
2020-05-14 10:36:36 -05:00
|
|
|
design -reset
|
|
|
|
read_verilog -sv <<EOT
|
|
|
|
module Task_Test_Top
|
|
|
|
(
|
|
|
|
input a,
|
|
|
|
output b, c
|
|
|
|
);
|
|
|
|
|
|
|
|
task SomeTaskName(x, output y, z);
|
|
|
|
y = ~x;
|
|
|
|
z = x;
|
|
|
|
endtask
|
|
|
|
|
|
|
|
always @*
|
|
|
|
SomeTaskName(a, b, c);
|
|
|
|
|
|
|
|
assert property (b == ~a);
|
|
|
|
assert property (c == a);
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
EOT
|
|
|
|
proc
|
2024-01-22 10:44:05 -06:00
|
|
|
async2sync
|
2020-05-14 10:36:36 -05:00
|
|
|
sat -verify -prove-asserts
|
|
|
|
|
|
|
|
|
2020-05-13 12:11:45 -05:00
|
|
|
design -reset
|
|
|
|
logger -expect error "syntax error, unexpected TOK_ENDTASK, expecting ';'" 1
|
|
|
|
read_verilog -sv <<EOT
|
|
|
|
module Task_Test_Top
|
|
|
|
(
|
|
|
|
);
|
|
|
|
|
|
|
|
task SomeTaskName(a)
|
|
|
|
endtask
|
|
|
|
|
|
|
|
endmodule
|
|
|
|
EOT
|