riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog
History
M0stafaRady e8870d6a8b fix errors for gate level 2022-10-12 10:29:56 -07:00
..
dv fix errors for gate level 2022-10-12 10:29:56 -07:00
gl add chip_io gl 2022-10-11 07:35:13 -07:00
rtl fix bug of wrapper ack 2022-10-11 06:02:44 -07:00
stubs [DATA] Add spare_logic_block 2021-11-24 20:36:23 +02:00