riscv
/
caravel
mirror of https://github.com/efabless/caravel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
caravel/verilog/gl/caravel_clocking.v

4482 lines
108 KiB
Coq
Raw Normal View History

[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
module caravel_clocking (VGND,
VPWR,
core_clk,
ext_clk,
ext_clk_sel,
ext_reset,
pll_clk,
pll_clk90,
resetb,
resetb_sync,
user_clk,
sel,
sel2);
input VGND;
input VPWR;
output core_clk;
input ext_clk;
input ext_clk_sel;
input ext_reset;
input pll_clk;
input pll_clk90;
input resetb;
output resetb_sync;
output user_clk;
input [2:0] sel;
input [2:0] sel2;
wire _000_;
wire _001_;
wire _002_;
wire _003_;
wire _004_;
wire _005_;
wire _006_;
wire _007_;
wire _008_;
wire _009_;
wire _010_;
wire _011_;
wire _012_;
wire _013_;
wire _014_;
wire _015_;
wire _016_;
wire _017_;
wire _018_;
wire _019_;
wire _020_;
wire _021_;
wire _022_;
wire _023_;
wire _024_;
wire _025_;
wire _026_;
wire _027_;
wire _028_;
wire _029_;
wire _030_;
wire _031_;
wire _032_;
wire _033_;
wire _034_;
wire _035_;
wire _036_;
wire _037_;
wire _038_;
wire _039_;
wire _040_;
wire _041_;
wire _042_;
wire _043_;
wire _044_;
wire _045_;
wire _046_;
wire _047_;
wire _057_;
wire _058_;
wire _059_;
wire _060_;
wire _061_;
wire _062_;
wire _063_;
wire _064_;
wire _065_;
wire _066_;
wire _067_;
wire _068_;
wire _069_;
wire _070_;
wire _071_;
wire _072_;
wire _073_;
wire _074_;
wire _075_;
wire _076_;
wire _077_;
wire _078_;
wire _079_;
wire _080_;
wire _081_;
wire _082_;
wire _083_;
wire _084_;
wire _085_;
wire _086_;
wire _087_;
wire _088_;
wire _089_;
wire _090_;
wire _091_;
wire _092_;
wire _093_;
wire _094_;
wire _095_;
wire _096_;
wire _097_;
wire _098_;
wire _099_;
wire _100_;
wire _101_;
wire _102_;
wire _103_;
wire _104_;
wire _105_;
wire _106_;
wire _107_;
wire _108_;
wire _109_;
wire _110_;
wire _111_;
wire _112_;
wire _113_;
wire _114_;
wire _115_;
wire _116_;
wire _117_;
wire _118_;
wire _119_;
wire _120_;
wire _121_;
wire _122_;
wire _123_;
wire _124_;
wire _125_;
wire _126_;
wire _127_;
wire _128_;
wire _129_;
wire _130_;
wire _131_;
wire _132_;
wire _133_;
wire _134_;
wire _135_;
wire _136_;
wire _137_;
wire _138_;
wire _139_;
wire _140_;
wire _141_;
wire _142_;
wire _143_;
wire _144_;
wire _145_;
wire _146_;
wire _147_;
wire _148_;
wire _149_;
wire _150_;
wire _151_;
wire _152_;
wire _153_;
wire _154_;
wire _155_;
wire _156_;
wire _157_;
wire _158_;
wire _159_;
wire _160_;
wire _161_;
wire _162_;
wire _163_;
wire _164_;
wire _165_;
wire _166_;
wire _167_;
wire _168_;
wire _169_;
wire _170_;
wire _171_;
wire _172_;
wire _173_;
wire _174_;
wire _175_;
wire _176_;
wire _177_;
wire _178_;
wire _179_;
wire _180_;
wire _181_;
wire _182_;
wire _183_;
wire _184_;
wire _185_;
wire _186_;
wire _187_;
wire _188_;
wire _189_;
wire _190_;
wire _191_;
wire _192_;
wire _193_;
wire _194_;
wire _195_;
wire _196_;
wire _197_;
wire _198_;
wire _199_;
wire _200_;
wire _201_;
wire _202_;
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
wire _203_;
wire _204_;
wire _205_;
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
wire clknet_0_ext_clk;
wire clknet_0_pll_clk;
wire clknet_0_pll_clk90;
wire clknet_1_0_0_ext_clk;
wire clknet_1_0_0_pll_clk;
wire clknet_1_0_0_pll_clk90;
wire clknet_1_1_0_ext_clk;
wire clknet_1_1_0_pll_clk;
wire clknet_1_1_0_pll_clk90;
wire \divider.even_0.N[0] ;
wire \divider.even_0.N[1] ;
wire \divider.even_0.N[2] ;
wire \divider.even_0.counter[0] ;
wire \divider.even_0.counter[1] ;
wire \divider.even_0.counter[2] ;
wire \divider.even_0.out_counter ;
wire \divider.odd_0.counter2[0] ;
wire \divider.odd_0.counter2[1] ;
wire \divider.odd_0.counter2[2] ;
wire \divider.odd_0.counter[0] ;
wire \divider.odd_0.counter[1] ;
wire \divider.odd_0.counter[2] ;
wire \divider.odd_0.initial_begin[0] ;
wire \divider.odd_0.initial_begin[1] ;
wire \divider.odd_0.initial_begin[2] ;
wire \divider.odd_0.old_N[0] ;
wire \divider.odd_0.old_N[1] ;
wire \divider.odd_0.old_N[2] ;
wire \divider.odd_0.out_counter ;
wire \divider.odd_0.out_counter2 ;
wire \divider.odd_0.rst_pulse ;
wire \divider.out ;
wire \divider.syncNp[0] ;
wire \divider.syncNp[1] ;
wire \divider.syncNp[2] ;
wire \divider2.even_0.N[0] ;
wire \divider2.even_0.N[1] ;
wire \divider2.even_0.N[2] ;
wire \divider2.even_0.counter[0] ;
wire \divider2.even_0.counter[1] ;
wire \divider2.even_0.counter[2] ;
wire \divider2.even_0.out_counter ;
wire \divider2.odd_0.counter2[0] ;
wire \divider2.odd_0.counter2[1] ;
wire \divider2.odd_0.counter2[2] ;
wire \divider2.odd_0.counter[0] ;
wire \divider2.odd_0.counter[1] ;
wire \divider2.odd_0.counter[2] ;
wire \divider2.odd_0.initial_begin[0] ;
wire \divider2.odd_0.initial_begin[1] ;
wire \divider2.odd_0.initial_begin[2] ;
wire \divider2.odd_0.old_N[0] ;
wire \divider2.odd_0.old_N[1] ;
wire \divider2.odd_0.old_N[2] ;
wire \divider2.odd_0.out_counter ;
wire \divider2.odd_0.out_counter2 ;
wire \divider2.odd_0.rst_pulse ;
wire \divider2.out ;
wire \divider2.syncNp[0] ;
wire \divider2.syncNp[1] ;
wire \divider2.syncNp[2] ;
wire ext_clk_syncd;
wire ext_clk_syncd_pre;
wire net1;
wire net10;
wire net11;
wire net12;
wire net13;
wire net14;
wire net15;
wire net16;
wire net17;
wire net18;
wire net19;
wire net2;
wire net20;
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
wire net21;
wire net22;
wire net23;
wire net24;
wire net25;
wire net26;
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
wire net3;
wire net4;
wire net5;
wire net6;
wire net7;
wire net8;
wire net9;
wire pll_clk_sel;
wire \reset_delay[0] ;
wire \reset_delay[1] ;
wire \reset_delay[2] ;
wire use_pll_first;
wire use_pll_second;
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__349__S (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__427__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__428__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__429__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__430__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__431__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__432__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__433__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__434__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__435__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__436__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__437__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__438__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__439__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__440__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__441__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__442__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__443__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__444__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__445__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__446__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__447__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__448__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__449__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__450__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__451__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__452__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__453__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__454__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__455__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__456__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__457__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__458__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__459__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__460__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__461__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__462__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__463__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__464__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__465__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__466__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__467__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__468__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__469__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__470__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__471__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__472__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__473__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__474__SET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__475__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA__476__RESET_B (.DIODE(net3),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_0_ext_clk_A (.DIODE(ext_clk),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_0_pll_clk90_A (.DIODE(pll_clk90),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_0_pll_clk_A (.DIODE(pll_clk),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input1_A (.DIODE(ext_clk_sel),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input2_A (.DIODE(ext_reset),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input3_A (.DIODE(resetb),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input4_A (.DIODE(sel2[0]),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input5_A (.DIODE(sel2[1]),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input6_A (.DIODE(sel2[2]),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input7_A (.DIODE(sel[0]),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input8_A (.DIODE(sel[1]),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__diode_2 ANTENNA_input9_A (.DIODE(sel[2]),
.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_0_100 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_0_105 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__fill_2 FILLER_0_11 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_0_116 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_12 FILLER_0_118 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_0_131 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_12 FILLER_0_14 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_0_140 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_12 FILLER_0_144 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_0_157 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_0_165 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_12 FILLER_0_170 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_0_183 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_0_193 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_6 FILLER_0_27 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_8 FILLER_0_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_0_37 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_0_43 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_0_51 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_0_53 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_0_64 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_0_75 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_0_79 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_10_116 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_10_122 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_10_131 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_10_14 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_10_142 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_10_144 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_10_151 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_10_168 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_10_170 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_10_196 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_10_22 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_10_28 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_10_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_10_50 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_10_62 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_10_88 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_10_9 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_10_92 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_11_103 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_11_151 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_11_155 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_11_201 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_11_33 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_11_41 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_11_51 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_11_62 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_11_74 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_8 FILLER_11_79 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_11_87 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_12_11 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_124 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_12_130 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_12_14 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_142 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_12_144 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_168 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_196 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_20 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_12_3 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_12_35 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_12_49 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_12_61 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_12_66 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_70 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_87 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_12_92 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_12_96 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_13_138 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_13_178 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_13_186 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_13_198 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_13_38 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_13_50 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__fill_1 FILLER_13_53 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_13_77 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_13_82 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_13_90 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_13_98 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_14_100 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__fill_2 FILLER_14_11 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_14_118 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_12 FILLER_14_126 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_4 FILLER_14_138 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_4 FILLER_14_14 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_14_142 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__fill_2 FILLER_14_165 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__fill_1 FILLER_14_170 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_14_18 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_14_196 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_14_23 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_8 FILLER_14_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_14_37 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_14_63 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_14_69 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_14_73 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_14_78 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_14_88 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_14_92 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_15_115 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_15_125 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_15_129 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_15_131 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_15_160 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_15_183 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_15_195 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_15_27 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_15_34 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_15_40 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_15_47 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_15_51 (.VGND(VGND),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_15_61 (.VGND(VGND),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_15_69 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_15_83 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_15_98 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_16_118 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_16_130 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_16_14 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_16_166 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_16_18 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_16_196 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_16_3 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_16_32 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_16_40 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_16_48 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_16_57 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_16_66 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_16_7 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_16_80 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_16_88 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_16_92 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_17_112 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_17_129 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_17_131 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_17_157 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_17_183 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_17_195 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_17_201 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_17_35 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_17_88 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_17_98 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_18_11 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_18_113 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_18_168 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_18_170 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_18_196 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_18_3 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_18_60 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_18_87 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_19_105 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_19_11 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__fill_1 FILLER_19_116 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_19_118 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_19_128 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_19_14 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_19_155 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_19_160 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_19_170 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_19_174 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_19_183 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_19_191 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_19_3 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_19_33 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_19_40 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_19_53 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_19_66 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_19_82 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_19_90 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_19_92 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_1_101 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_1_109 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_1_121 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_8 FILLER_1_15 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_1_180 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__fill_1 FILLER_1_23 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_12 FILLER_1_3 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_1_51 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__fill_1 FILLER_1_75 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_1_79 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_2_100 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__fill_2 FILLER_2_11 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_2_114 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_2_125 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_2_133 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_2_153 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_2_157 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_2_166 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_8 FILLER_2_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_2_34 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_12 FILLER_2_45 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_2_57 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_2_75 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_2_87 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_3_103 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_3_124 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_3_131 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_3_135 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_3_142 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_3_150 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_3_183 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_3_195 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_3_201 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_3_29 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_3_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_3_43 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__fill_1 FILLER_3_51 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_3_62 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_3_75 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_4_11 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_4_113 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_4_127 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_4_14 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_4_168 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_4_196 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_4_26 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_4_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_4_32 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_4_37 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_4_59 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_4_66 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_4_83 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_5_100 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_105 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_5_131 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_5_140 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_146 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_157 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_5_183 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_5_195 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_201 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_25 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_5_30 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_5_36 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_5_43 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_51 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_5_53 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_5_75 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_5_87 (.VGND(VGND),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_5_92 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_6_102 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_6_11 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_6_111 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_6_118 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_6_130 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_6_14 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_6_142 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_6_144 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_6_150 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_6_170 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_6_200 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_6_3 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_6_37 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_6_50 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_6_72 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_6_94 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_7_100 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_7_123 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_7_134 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_7_157 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_7_180 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_7_183 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_7_195 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_7_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_7_34 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_7_48 (.VGND(VGND),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_7_53 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_7_57 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_7_65 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_7_71 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_8_112 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_8_116 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_8_118 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_8_135 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_8_14 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_8_144 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_6 FILLER_8_196 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_8 FILLER_8_28 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_8_3 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_8_36 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_8_60 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_8_9 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_9_102 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_9_127 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_9_131 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_9_143 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_4 FILLER_9_151 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_9_155 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_3 FILLER_9_157 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_9_183 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_9_188 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_9_200 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_9_29 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_9_3 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_9_41 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__decap_3 FILLER_9_49 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__decap_12 FILLER_9_53 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_12 FILLER_9_65 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_9_77 (.VGND(VGND),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_2 FILLER_9_79 (.VGND(VGND),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__fill_1 FILLER_9_97 (.VGND(VGND),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_0 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_1 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_10 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_11 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_12 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_13 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_14 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_15 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_16 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_17 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_18 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_19 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_2 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_20 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_21 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_22 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_23 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_24 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_25 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_26 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_27 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_28 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_29 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_3 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_30 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_31 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_32 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_33 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_34 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_35 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
sky130_fd_sc_hd__decap_3 PHY_36 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_37 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_38 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_39 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
sky130_fd_sc_hd__decap_3 PHY_4 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_5 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_6 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_7 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_8 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_9 (.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_100 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_101 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_102 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_103 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_104 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_105 (.VGND(VGND),
.VPWR(VPWR));
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_106 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_107 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_108 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_109 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_110 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_111 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VPWR(VPWR));
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_112 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VPWR(VPWR));
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_113 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VPWR(VPWR));
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_114 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_115 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_116 (.VGND(VGND),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.VPWR(VPWR));
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_117 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_118 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_119 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_120 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_121 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_122 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_123 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_124 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_125 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_126 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_127 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_128 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_129 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_130 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_131 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_132 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_133 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_134 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_135 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_136 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_137 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_138 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_139 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_140 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_141 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_142 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_143 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_144 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_145 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_146 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_147 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_148 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_149 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_150 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_151 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_152 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_153 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_154 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_155 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_156 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_157 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_158 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_159 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_160 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_161 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_162 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_163 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_164 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_165 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_166 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_167 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_168 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_169 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_170 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_171 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_172 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_173 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_174 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_175 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_176 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_177 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_178 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_179 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_180 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_181 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_182 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_183 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_184 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_185 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_186 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_187 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_188 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_189 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_190 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_191 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_192 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_193 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_194 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_195 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_196 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_197 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_198 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_199 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_200 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_201 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_202 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_203 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_204 (.VGND(VGND),
.VPWR(VPWR));
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_40 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_41 (.VGND(VGND),
.VPWR(VPWR));
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_42 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_43 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_44 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_45 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_46 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_47 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_48 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_49 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_50 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_51 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_52 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_53 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_54 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_55 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_56 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_57 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_58 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_59 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_60 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_61 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_62 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_63 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_64 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_65 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_66 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_67 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_68 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_69 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_70 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_71 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_72 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_73 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_74 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_75 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_76 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_77 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_78 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_79 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_80 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_81 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_82 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_83 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_84 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_85 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_86 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_87 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_88 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_89 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_90 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_91 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_92 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_93 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_94 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_95 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_96 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_97 (.VGND(VGND),
.VPWR(VPWR));
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_98 (.VGND(VGND),
.VPWR(VPWR));
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
sky130_fd_sc_hd__tapvpwrvgnd_1 TAP_99 (.VGND(VGND),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _207_ (.A0(_013_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.counter[1] ),
.S(\divider2.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_090_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_1 _208_ (.A(_090_),
.X(_088_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _209_ (.A0(_012_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.counter[0] ),
.S(\divider2.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_091_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_1 _210_ (.A(_091_),
.X(_087_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__or2b_1 _211_ (.A(\divider2.odd_0.old_N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B_N(\divider2.even_0.N[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_092_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__or2b_1 _212_ (.A(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B_N(\divider2.odd_0.old_N[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_093_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _213_ (.A(_092_),
.B(_093_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider2.odd_0.old_N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_094_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _214_ (.A(\divider2.odd_0.old_N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.even_0.N[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_095_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__and2_1 _215_ (.A(\divider2.odd_0.old_N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.even_0.N[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_096_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21a_1 _216_ (.A1(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(\divider2.even_0.N[2] ),
.B1(\divider2.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_097_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _217_ (.A1(_095_),
.A2(_096_),
.B1(_097_),
.Y(_098_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _218_ (.A1(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(\divider2.even_0.N[2] ),
.B1(\divider2.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_099_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _219_ (.A(\divider2.odd_0.rst_pulse ),
.Y(_100_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_2 _220_ (.A(_099_),
.B(_100_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_000_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21a_1 _221_ (.A1(_094_),
.A2(_098_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B1(_000_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_086_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _222_ (.A(\divider2.odd_0.counter[2] ),
.Y(_101_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _223_ (.A(\divider2.odd_0.counter[1] ),
.Y(_102_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _224_ (.A(_101_),
.B(_102_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider2.odd_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_103_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _225_ (.A(\divider2.odd_0.out_counter ),
.Y(_104_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3b_1 _226_ (.A_N(_103_),
.B(_104_),
.C(_097_),
.Y(_105_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_2 _227_ (.A(_100_),
.X(_106_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_2 _228_ (.A(_099_),
.X(_107_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_1 _229_ (.A1(_107_),
.A2(_103_),
.B1_N(_104_),
.Y(_108_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _230_ (.A(_105_),
.B(_106_),
.C(_108_),
.Y(_085_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _231_ (.A(_107_),
.B(_106_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider2.odd_0.counter[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_109_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _232_ (.A1(_019_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(_000_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.B1_N(_109_),
.X(_084_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _233_ (.A(_107_),
.B(_106_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider2.odd_0.counter[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_110_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _234_ (.A1(_018_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(_000_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.B1_N(_110_),
.X(_083_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _235_ (.A(_107_),
.B(_106_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider2.odd_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_111_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _236_ (.A1(_017_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(_000_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.B1_N(_111_),
.X(_082_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _237_ (.A(\divider2.odd_0.initial_begin[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.initial_begin[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_112_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _238_ (.A(_002_),
.Y(_113_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_1 _239_ (.A1(\divider2.odd_0.rst_pulse ),
.A2(_112_),
.B1_N(_113_),
.Y(_114_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3b_1 _240_ (.A_N(\divider2.odd_0.initial_begin[0] ),
.B(_100_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(_002_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_115_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _241_ (.A(\divider2.odd_0.initial_begin[2] ),
.Y(_116_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _242_ (.A(\divider2.odd_0.initial_begin[1] ),
.Y(_117_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _243_ (.A(_116_),
.B(_117_),
.Y(_118_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o2bb2ai_1 _244_ (.A1_N(\divider2.odd_0.initial_begin[2] ),
.A2_N(_114_),
.B1(_115_),
.B2(_118_),
.Y(_081_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _245__1 (.A(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(net14),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__and2b_1 _246_ (.A_N(\divider2.odd_0.initial_begin[0] ),
.B(_002_),
.X(_119_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _247_ (.A1(_117_),
.A2(_119_),
.B1(_114_),
.Y(_080_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _248_ (.A1(_113_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(\divider2.odd_0.initial_begin[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.B1_N(_115_),
.X(_079_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _249__2 (.A(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(net15),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _250_ (.A(_099_),
.B(_118_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_027_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _251_ (.A(\divider2.odd_0.out_counter2 ),
.Y(_120_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor3b_2 _252_ (.A(\divider2.odd_0.counter2[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.counter2[1] ),
.C_N(\divider2.odd_0.counter2[0] ),
.Y(_028_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _253_ (.A(_027_),
.B(_120_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(_028_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_121_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _254_ (.A(\divider2.odd_0.counter2[2] ),
.Y(_122_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _255_ (.A(\divider2.odd_0.counter2[1] ),
.Y(_123_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _256_ (.A(_122_),
.B(_123_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider2.odd_0.counter2[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_124_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _257_ (.A(\divider2.odd_0.initial_begin[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.initial_begin[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_125_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o211ai_1 _258_ (.A1(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(\divider2.even_0.N[2] ),
.B1(\divider2.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.C1(_125_),
.Y(_126_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_1 _259_ (.A1(_124_),
.A2(_126_),
.B1_N(_120_),
.Y(_127_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _260_ (.A(_121_),
.B(_127_),
.C(_106_),
.Y(_078_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _261_ (.A(_126_),
.B(_100_),
.Y(_128_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dlymetal6s2s_1 _262_ (.A(_128_),
.X(_129_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _263_ (.A(_129_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_016_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_130_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _264_ (.A1(_122_),
.A2(_129_),
.B1(_130_),
.Y(_077_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _265__3 (.A(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(net16),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _266_ (.A(_129_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_015_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_131_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _267_ (.A1(_123_),
.A2(_129_),
.B1(_131_),
.Y(_076_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _268_ (.A(\divider2.odd_0.counter2[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_040_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _269_ (.A(_128_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_014_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_132_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _270_ (.A1(_040_),
.A2(_129_),
.B1(_132_),
.Y(_075_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor3b_1 _271_ (.A(\divider2.even_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.even_0.counter[2] ),
.C_N(\divider2.even_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_133_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _272_ (.A(\divider2.even_0.N[0] ),
.Y(_134_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _273_ (.A(\divider2.even_0.out_counter ),
.Y(_135_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21o_1 _274_ (.A1(_133_),
.A2(_134_),
.B1(_135_),
.X(_136_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _275_ (.A(_133_),
.B(_134_),
.C(_135_),
.Y(_137_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _276_ (.A(_136_),
.B(_137_),
.Y(_074_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _277_ (.A(\divider.odd_0.counter[2] ),
.Y(_138_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _278_ (.A(\divider.odd_0.counter[1] ),
.Y(_139_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _279_ (.A(_138_),
.B(_139_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider.odd_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_140_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _280_ (.A(\divider.odd_0.out_counter ),
.Y(_141_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21a_1 _281_ (.A1(\divider.even_0.N[2] ),
.A2(net24),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B1(\divider.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_142_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3b_1 _282_ (.A_N(_140_),
.B(_141_),
.C(_142_),
.Y(_143_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _283_ (.A(\divider.odd_0.rst_pulse ),
.Y(_144_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_2 _284_ (.A(_144_),
.X(_145_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_2 _285_ (.A1(\divider.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(\divider.even_0.N[1] ),
.B1(\divider.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_146_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_2 _286_ (.A(_146_),
.X(_147_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_1 _287_ (.A1(_147_),
.A2(_140_),
.B1_N(_141_),
.Y(_148_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _288_ (.A(_143_),
.B(_145_),
.C(_148_),
.Y(_073_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_2 _289_ (.A(_146_),
.B(_144_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_001_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _290_ (.A(_147_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.C(_145_),
.Y(_149_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _291_ (.A1(_011_),
.A2(_001_),
.B1_N(_149_),
.X(_072_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _292_ (.A(_147_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.C(_145_),
.Y(_150_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _293_ (.A1(_010_),
.A2(_001_),
.B1_N(_150_),
.X(_071_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _294_ (.A(_147_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.C(_145_),
.Y(_151_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _295_ (.A1(_009_),
.A2(_001_),
.B1_N(_151_),
.X(_070_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _296_ (.A(\divider.odd_0.initial_begin[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.initial_begin[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_152_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _297_ (.A(net25),
.Y(_153_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_1 _298_ (.A1(\divider.odd_0.rst_pulse ),
.A2(_152_),
.B1_N(_153_),
.Y(_154_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3b_1 _299_ (.A_N(\divider.odd_0.initial_begin[0] ),
.B(_144_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(_003_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_155_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _300_ (.A(\divider.odd_0.initial_begin[2] ),
.Y(_156_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _301_ (.A(\divider.odd_0.initial_begin[1] ),
.Y(_157_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _302_ (.A(_156_),
.B(_157_),
.Y(_158_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o2bb2ai_1 _303_ (.A1_N(\divider.odd_0.initial_begin[2] ),
.A2_N(_154_),
.B1(_155_),
.B2(_158_),
.Y(_069_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _304__4 (.A(clknet_1_0_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(net17),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__and2b_1 _305_ (.A_N(\divider.odd_0.initial_begin[0] ),
.B(net25),
.X(_159_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _306_ (.A1(_157_),
.A2(_159_),
.B1(_154_),
.Y(_068_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__a21bo_1 _307_ (.A1(_153_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2(\divider.odd_0.initial_begin[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.B1_N(_155_),
.X(_067_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _308__5 (.A(clknet_1_0_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(net18),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _309_ (.A(_146_),
.B(_158_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_023_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _310_ (.A(\divider.odd_0.out_counter2 ),
.Y(_160_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor3b_2 _311_ (.A(\divider.odd_0.counter2[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter2[1] ),
.C_N(\divider.odd_0.counter2[0] ),
.Y(_024_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _312_ (.A(net26),
.B(_160_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(_024_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_161_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _313_ (.A(\divider.odd_0.counter2[2] ),
.Y(_162_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _314_ (.A(\divider.odd_0.counter2[1] ),
.Y(_163_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _315_ (.A(_162_),
.B(_163_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider.odd_0.counter2[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_164_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _316_ (.A(\divider.odd_0.initial_begin[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.initial_begin[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_165_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o211ai_1 _317_ (.A1(\divider.even_0.N[2] ),
.A2(\divider.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B1(\divider.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.C1(_165_),
.Y(_166_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_1 _318_ (.A1(_164_),
.A2(_166_),
.B1_N(_160_),
.Y(_167_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _319_ (.A(_161_),
.B(_167_),
.C(_145_),
.Y(_066_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor3_1 _320_ (.A(\divider.even_0.N[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.even_0.counter[1] ),
.C(\divider.even_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_168_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xor2_1 _321_ (.A(\divider.even_0.counter[2] ),
.B(_168_),
.X(_065_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _322_ (.A0(_005_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.counter[1] ),
.S(\divider.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_169_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_1 _323_ (.A(_169_),
.X(_064_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _324_ (.A0(_004_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.counter[0] ),
.S(\divider.even_0.N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_170_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_1 _325_ (.A(_170_),
.X(_063_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__or2b_1 _326_ (.A(net24),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B_N(\divider.odd_0.old_N[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_171_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__or2b_1 _327_ (.A(\divider.odd_0.old_N[1] ),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.B_N(\divider.even_0.N[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_172_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3_1 _328_ (.A(_171_),
.B(_172_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider.odd_0.old_N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_173_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _329_ (.A(\divider.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.old_N[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_174_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__and2_1 _330_ (.A(\divider.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.old_N[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_175_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _331_ (.A1(_174_),
.A2(_175_),
.B1(_142_),
.Y(_176_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21a_1 _332_ (.A1(_173_),
.A2(_176_),
.B1(_001_),
.X(_062_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _333_ (.A(_166_),
.B(_144_),
.Y(_177_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dlymetal6s2s_1 _334_ (.A(_177_),
.X(_178_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _335_ (.A(_178_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_008_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_179_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _336_ (.A1(_162_),
.A2(_178_),
.B1(_179_),
.Y(_061_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _337__6 (.A(clknet_1_0_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(net19),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _338_ (.A(_178_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_007_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_180_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _339_ (.A1(_163_),
.A2(_178_),
.B1(_180_),
.Y(_060_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _340_ (.A(\divider.odd_0.counter2[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_032_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _341_ (.A(_177_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_006_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_181_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21ai_1 _342_ (.A1(_032_),
.A2(_178_),
.B1(_181_),
.Y(_059_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _343_ (.A(\divider.even_0.counter[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.even_0.counter[1] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_182_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand3b_1 _344_ (.A_N(\divider.even_0.N[0] ),
.B(_182_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.C(\divider.even_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_183_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _345_ (.A(\divider.even_0.out_counter ),
.B(_183_),
.Y(_058_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__inv_2 _346__9 (.A(net10),
.Y(net22),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _347__8 (.A(net10),
.Y(net21),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__inv_2 _348__7 (.A(net10),
.Y(net20),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__mux2_2 _349_ (.A0(ext_clk_syncd_pre),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(clknet_1_0_0_ext_clk),
.S(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_184_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__buf_1 _350_ (.A(_184_),
.X(_057_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _351_ (.A(_140_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_025_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _352_ (.A(_133_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_026_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _353_ (.A(_103_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_029_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _354_ (.A(\divider.even_0.N[2] ),
.B(net24),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_020_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _355_ (.A(\divider.odd_0.out_counter ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.out_counter2 ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_185_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__and2b_2 _356_ (.A_N(\divider.even_0.N[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(_030_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_186_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o21bai_2 _357_ (.A1(_147_),
.A2(_185_),
.B1_N(_186_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _358_ (.A(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.even_0.N[2] ),
.Y(_021_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _359_ (.A(\divider2.odd_0.out_counter ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.out_counter2 ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_187_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__o2bb2ai_2 _360_ (.A1_N(_134_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A2_N(_031_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.B1(_107_),
.B2(_187_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _361_ (.A(\divider.odd_0.counter2[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter2[0] ),
.Y(_033_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _362_ (.A(\divider.odd_0.counter2[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter2[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_188_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xor2_1 _363_ (.A(\divider.odd_0.counter2[2] ),
.B(_188_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.X(_034_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkinv_2 _364_ (.A(\divider.odd_0.counter[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_035_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _365_ (.A(\divider.odd_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter[0] ),
.Y(_036_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _366_ (.A(\divider.odd_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.odd_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_189_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xor2_1 _367_ (.A(\divider.odd_0.counter[2] ),
.B(_189_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.X(_037_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkinv_2 _368_ (.A(\divider.even_0.counter[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_038_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _369_ (.A(\divider.even_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.even_0.counter[0] ),
.Y(_039_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nand2_1 _370_ (.A(_182_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider.even_0.counter[0] ),
.Y(_022_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _371_ (.A(\divider2.odd_0.counter2[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.counter2[0] ),
.Y(_041_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _372_ (.A(\divider2.odd_0.counter2[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.counter2[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_190_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xor2_1 _373_ (.A(\divider2.odd_0.counter2[2] ),
.B(_190_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.X(_042_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkinv_2 _374_ (.A(\divider2.odd_0.counter[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_043_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _375_ (.A(\divider2.odd_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.counter[0] ),
.Y(_044_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _376_ (.A(\divider2.odd_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.odd_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_191_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xor2_1 _377_ (.A(\divider2.odd_0.counter[2] ),
.B(_191_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.X(_045_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkinv_2 _378_ (.A(\divider2.even_0.counter[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(_046_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xnor2_1 _379_ (.A(\divider2.even_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.even_0.counter[0] ),
.Y(_047_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__inv_2 _380_ (.A(net1),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Y(pll_clk_sel),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor2_1 _381_ (.A(net2),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\reset_delay[0] ),
.Y(net11),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__nor3_1 _382_ (.A(\divider2.even_0.counter[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.B(\divider2.even_0.N[0] ),
.C(\divider2.even_0.counter[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.Y(_192_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__xor2_1 _383_ (.A(\divider2.even_0.counter[2] ),
.B(_192_),
.X(_089_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__conb_1 _384__13 (.LO(net13),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _385_ (.A0(_043_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[0] ),
.S(_029_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_203_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _386_ (.A0(_203_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[0] ),
.S(\divider2.odd_0.rst_pulse ),
.X(_017_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _387_ (.A0(_033_),
.A1(\divider.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(_024_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_195_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _388_ (.A0(_195_),
.A1(\divider.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(\divider.odd_0.rst_pulse ),
.X(_007_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _389_ (.A0(_040_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[0] ),
.S(_028_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_200_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _390_ (.A0(_200_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[0] ),
.S(\divider2.odd_0.rst_pulse ),
.X(_014_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _391_ (.A0(_032_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[0] ),
.S(_024_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_194_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _392_ (.A0(_194_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[0] ),
.S(\divider.odd_0.rst_pulse ),
.X(_006_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _393_ (.A0(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(_046_),
.S(_026_),
.X(_012_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _394_ (.A0(_045_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[2] ),
.S(_029_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_205_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _395_ (.A0(_205_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[2] ),
.S(\divider2.odd_0.rst_pulse ),
.X(_019_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _396_ (.A0(_000_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.odd_0.rst_pulse ),
.S(_027_),
.X(_002_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _397_ (.A0(_044_),
.A1(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(_029_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_204_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _398_ (.A0(_204_),
.A1(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(\divider2.odd_0.rst_pulse ),
.X(_018_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _399_ (.A0(_193_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.out ),
.S(use_pll_second),
.X(net10),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _400_ (.A0(_193_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.out ),
.S(use_pll_second),
.X(net12),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _401_ (.A0(_042_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[2] ),
.S(_028_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_202_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _402_ (.A0(_202_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[2] ),
.S(\divider2.odd_0.rst_pulse ),
.X(_016_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _403_ (.A0(_001_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.odd_0.rst_pulse ),
.S(_023_),
.X(_003_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _404_ (.A0(_037_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[2] ),
.S(_025_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_199_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _405_ (.A0(_199_),
.A1(\divider.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(\divider.odd_0.rst_pulse ),
.X(_011_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _406_ (.A0(net24),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(_038_),
.S(_022_),
.X(_004_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _407_ (.A0(_036_),
.A1(\divider.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(_025_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_198_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _408_ (.A0(_198_),
.A1(net24),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.S(\divider.odd_0.rst_pulse ),
.X(_010_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _409_ (.A0(\divider.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(_039_),
.S(_022_),
.X(_005_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _410_ (.A0(_035_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[0] ),
.S(_025_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_197_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _411_ (.A0(_197_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[0] ),
.S(\divider.odd_0.rst_pulse ),
.X(_009_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _412_ (.A0(_034_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[2] ),
.S(_024_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_196_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _413_ (.A0(_196_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider.even_0.N[2] ),
.S(\divider.odd_0.rst_pulse ),
.X(_008_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _414_ (.A0(_041_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[1] ),
.S(_028_),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_201_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _415_ (.A0(_201_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(\divider2.even_0.N[1] ),
.S(\divider2.odd_0.rst_pulse ),
.X(_015_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _416_ (.A0(\divider2.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(_047_),
.S(_026_),
.X(_013_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _417_ (.A0(\divider.even_0.out_counter ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(clknet_1_1_0_pll_clk),
.S(_020_),
.X(_030_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _418_ (.A0(clknet_1_1_0_ext_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(ext_clk_syncd),
.S(use_pll_first),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(_193_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__mux2_1 _419_ (.A0(\divider2.even_0.out_counter ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.A1(clknet_1_1_0_pll_clk90),
.S(_021_),
.X(_031_),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _420_ (.D(\divider.even_0.N[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.old_N[0] ),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _421_ (.D(net24),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.old_N[1] ),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _422_ (.D(\divider.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.old_N[2] ),
[DATA] update caravel_clocking module (removed long li1 routes, in total it used 8um from li1)
2021-11-20 05:06:23 -06:00
.CLK(clknet_1_1_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _423_ (.D(\divider2.even_0.N[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.old_N[0] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _424_ (.D(\divider2.even_0.N[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.old_N[1] ),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.CLK(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _425_ (.D(\divider2.even_0.N[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.old_N[2] ),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_1_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfxtp_1 _426_ (.D(_057_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(ext_clk_syncd_pre),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_1_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _427_ (.D(\reset_delay[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\reset_delay[0] ),
.SET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(net20),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _428_ (.D(\reset_delay[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\reset_delay[1] ),
.SET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(net21),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _429_ (.D(net13),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\reset_delay[2] ),
.SET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(net22),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _430_ (.D(pll_clk_sel),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(use_pll_first),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _431_ (.D(use_pll_first),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(use_pll_second),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _432_ (.D(net23),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(ext_clk_syncd),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _433_ (.D(net7),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.syncNp[0] ),
.RESET_B(net3),
.CLK(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _434_ (.D(net8),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.syncNp[1] ),
.SET_B(net3),
.CLK(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _435_ (.D(net9),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.syncNp[2] ),
.RESET_B(net3),
.CLK(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_4 _436_ (.D(\divider.syncNp[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.N[0] ),
.RESET_B(net3),
.CLK(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_4 _437_ (.D(\divider.syncNp[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.N[1] ),
.SET_B(net3),
.CLK(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_4 _438_ (.D(\divider.syncNp[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.N[2] ),
.RESET_B(net3),
.CLK(\divider.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _439_ (.D(net4),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.syncNp[0] ),
.RESET_B(net3),
.CLK(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _440_ (.D(net5),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.syncNp[1] ),
.SET_B(net3),
.CLK(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _441_ (.D(net6),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.syncNp[2] ),
.RESET_B(net3),
.CLK(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_4 _442_ (.D(\divider2.syncNp[0] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.N[0] ),
.RESET_B(net3),
.CLK(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_4 _443_ (.D(\divider2.syncNp[1] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.N[1] ),
.SET_B(net3),
.CLK(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_4 _444_ (.D(\divider2.syncNp[2] ),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.N[2] ),
.RESET_B(net3),
.CLK(\divider2.out ),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _445_ (.D(_058_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.out_counter ),
.SET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _446_ (.D(_059_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.counter2[0] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _447_ (.D(_060_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.counter2[1] ),
.SET_B(net3),
.CLK(net19),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _448_ (.D(_061_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.counter2[2] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_4 _449_ (.D(_062_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.rst_pulse ),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_2 _450_ (.D(_063_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.counter[0] ),
.SET_B(net3),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.CLK(clknet_1_0_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _451_ (.D(_064_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.counter[1] ),
.RESET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_1_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _452_ (.D(_065_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.even_0.counter[2] ),
.RESET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_1_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _453_ (.D(_066_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.out_counter2 ),
.SET_B(net3),
.CLK(net18),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _454_ (.D(_067_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.initial_begin[0] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _455_ (.D(_068_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.initial_begin[1] ),
.SET_B(net3),
.CLK(net17),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _456_ (.D(_069_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.initial_begin[2] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_2 _457_ (.D(_070_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.counter[0] ),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _458_ (.D(_071_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.counter[1] ),
.SET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_0_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _459_ (.D(_072_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.counter[2] ),
.RESET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_0_0_pll_clk),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _460_ (.D(_073_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider.odd_0.out_counter ),
.SET_B(net3),
.CLK(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _461_ (.D(_074_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.out_counter ),
.SET_B(net3),
.CLK(clknet_1_1_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _462_ (.D(_075_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.counter2[0] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _463_ (.D(_076_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.counter2[1] ),
.SET_B(net3),
.CLK(net16),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _464_ (.D(_077_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.counter2[2] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _465_ (.D(_078_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.out_counter2 ),
.SET_B(net3),
.CLK(net15),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _466_ (.D(_079_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.initial_begin[0] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _467_ (.D(_080_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.initial_begin[1] ),
.SET_B(net3),
.CLK(net14),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtn_1 _468_ (.D(_081_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.initial_begin[2] ),
.RESET_B(net3),
.CLK_N(clknet_1_0_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_2 _469_ (.D(_082_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.counter[0] ),
.RESET_B(net3),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.CLK(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _470_ (.D(_083_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.counter[1] ),
.SET_B(net3),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.CLK(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _471_ (.D(_084_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.counter[2] ),
.RESET_B(net3),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.CLK(clknet_1_0_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _472_ (.D(_085_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.out_counter ),
.SET_B(net3),
.CLK(clknet_1_1_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_4 _473_ (.D(_086_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.odd_0.rst_pulse ),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfstp_1 _474_ (.D(_087_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.counter[0] ),
.SET_B(net3),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.CLK(clknet_1_1_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _475_ (.D(_088_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.counter[1] ),
.RESET_B(net3),
[DATA] Update caravel_clocking module floorplan
2021-11-18 17:26:29 -06:00
.CLK(clknet_1_1_0_pll_clk90),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dfrtp_1 _476_ (.D(_089_),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.Q(\divider2.even_0.counter[2] ),
.RESET_B(net3),
.CLK(clknet_1_1_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_16 clkbuf_0_ext_clk (.A(ext_clk),
.X(clknet_0_ext_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_16 clkbuf_0_pll_clk (.A(pll_clk),
.X(clknet_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_16 clkbuf_0_pll_clk90 (.A(pll_clk90),
.X(clknet_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_2 clkbuf_1_0_0_ext_clk (.A(clknet_0_ext_clk),
.X(clknet_1_0_0_ext_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_2 clkbuf_1_0_0_pll_clk (.A(clknet_0_pll_clk),
.X(clknet_1_0_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_2 clkbuf_1_0_0_pll_clk90 (.A(clknet_0_pll_clk90),
.X(clknet_1_0_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_2 clkbuf_1_1_0_ext_clk (.A(clknet_0_ext_clk),
.X(clknet_1_1_0_ext_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_2 clkbuf_1_1_0_pll_clk (.A(clknet_0_pll_clk),
.X(clknet_1_1_0_pll_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_2 clkbuf_1_1_0_pll_clk90 (.A(clknet_0_pll_clk90),
.X(clknet_1_1_0_pll_clk90),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkdlybuf4s25_1 hold1 (.A(ext_clk_syncd_pre),
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
.X(net23),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
sky130_fd_sc_hd__clkbuf_1 input1 (.A(ext_clk_sel),
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
.X(net1),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input2 (.A(ext_reset),
.X(net2),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__buf_12 input3 (.A(resetb),
.X(net3),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input4 (.A(sel2[0]),
.X(net4),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input5 (.A(sel2[1]),
.X(net5),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input6 (.A(sel2[2]),
.X(net6),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input7 (.A(sel[0]),
.X(net7),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input8 (.A(sel[1]),
.X(net8),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 input9 (.A(sel[2]),
.X(net9),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 output10 (.A(net10),
.X(core_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__buf_2 output11 (.A(net11),
.X(resetb_sync),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_1 output12 (.A(net12),
.X(user_clk),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__buf_2 rebuffer3 (.A(_003_),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.X(net25),
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__dlygate4sd1_1 rebuffer4 (.A(_023_),
[DATA] Update caravel_clocking/digital_pll/housekeeping
2021-12-02 13:07:45 -06:00
.X(net26),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Update caravel_clocking
2021-12-02 14:50:20 -06:00
sky130_fd_sc_hd__clkbuf_2 split2 (.A(\divider.even_0.N[1] ),
.X(net24),
[DATA] Update caravel_clocking module (timing clean)
2021-11-25 07:23:01 -06:00
.VGND(VGND),
.VNB(VGND),
.VPB(VPWR),
.VPWR(VPWR));
[DATA] Add views for caravel_clocking and updated digital_pll clock after constraining clock to 150 MHz
2021-11-15 07:50:43 -06:00
endmodule